michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/arch/xtensa/core
History
Flavio Ceolin d6d3c1098d xtensa: mmu: dup_table does not need parameter 
The only page table duplicated is the kernel page table. This function
does not need a parameter.

Signed-off-by: Flavio Ceolin <flavio.ceolin@intel.com>
2024-05-14 15:54:55 +02:00
..
offsets xtensa: mpu: enable userspace support 2024-03-19 22:17:34 -04:00
startup xtensa: rename files with hyphens to underscores 2023-12-13 09:41:24 +01:00
CMakeLists.txt xtensa: add MPU support for kernel mode 2024-03-19 22:17:34 -04:00
coredump.c xtensa: rename files with hyphens to underscores 2023-12-13 09:41:24 +01:00
cpu_idle.c arch/xtensa: clean up arch_cpu_idle function 2023-11-20 11:14:41 +01:00
crt1.S xtensa: mmu: Simplify initialization 2023-11-21 15:49:48 +01:00
debug_helpers_asm.S xtensa: rename z_xtensa to simply xtensa 2023-12-13 09:41:24 +01:00
elf.c llext: xtensa: add support for in-place relocatable extensions 2024-04-11 11:35:24 -05:00
fatal.c xtensa: exiting simulator on fatal errors 2024-03-22 16:17:41 -05:00
gdbstub.c xtensa: rename z_xtensa_irq to simple xtensa_irq 2023-12-13 09:41:24 +01:00
gen_zsr.py xtensa: userspace: use syscall to check if user context 2024-03-19 22:17:34 -04:00
irq_manage.c xtensa: rename z_xtensa to simply xtensa 2023-12-13 09:41:24 +01:00
irq_offload.c xtensa: irq: Remove CURR_CPU 2024-02-08 09:05:14 +01:00
mem_manage.c xtensa: move to use system cache API support for coherency 2024-02-03 13:42:33 -05:00
mmu.c xtensa: mmu: Fix rasid initial value 2024-03-14 13:24:41 -05:00
mpu.c coding guidelines: comply with MISRA Rule 11.8 2024-05-09 10:28:44 +02:00
ptables.c xtensa: mmu: dup_table does not need parameter 2024-05-14 15:54:55 +02:00
README_MMU.txt xtensa: rename files with hyphens to underscores 2023-12-13 09:41:24 +01:00
README_WINDOWS.rst xtensa: rename files with hyphens to underscores 2023-12-13 09:41:24 +01:00
smp.c xtensa: move arch_spin_relax into smp.c 2023-12-13 09:41:24 +01:00
syscall_helper.c xtensa: userspace: use syscall to check if user context 2024-03-19 22:17:34 -04:00
thread.c xtensa: rename z_xtensa to simply xtensa 2023-12-13 09:41:24 +01:00
timing.c includes: prefer <zephyr/kernel.h> over <zephyr/zephyr.h> 2022-09-05 16:31:47 +02:00
tls.c arch: migrate includes to <zephyr/...> 2022-05-06 19:57:22 +02:00
userspace.S xtensa: userspace: Fixes in xtensa_userspace_enter 2024-03-21 13:16:13 -05:00
vector_handlers.c xtensa: mpu: enable userspace support 2024-03-19 22:17:34 -04:00
window_vectors.S arch/xtensa: Rename "ALLOCA" ZSR to "A0SAVE" 2023-11-21 15:49:48 +01:00
xcc_stubs.c arch: migrate includes to <zephyr/...> 2022-05-06 19:57:22 +02:00
xtensa_asm2_util.S xtensa: mpu: enable userspace support 2024-03-19 22:17:34 -04:00
xtensa_backtrace.c soc: espressif: esp32: update to hal_espressif v5.1 2024-04-05 13:39:53 +02:00
xtensa_hifi.S arch: xtensa: save/restore HiFi AudioEngine regs 2024-03-05 10:57:33 +01:00
xtensa_intgen.py include: add zephyr/ on script generated #include 2022-05-27 15:20:27 -07:00
xtensa_intgen.tmpl xtensa: Interrupt generator script and output for qemu & esp32 2018-02-16 10:44:29 -05:00