aa64b1f98e
arch_spin_relax() does not really fit into the scheme of xtensa_asm2.c as it is mainly about handling interrupts and exceptions. So move it into smp.c, similar to other architectures which arch_spin_relax() defined. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
22 lines
527 B
C
22 lines
527 B
C
/*
|
|
* Copyright (c) 2023 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <zephyr/toolchain.h>
|
|
#include <zephyr/sys/util_macro.h>
|
|
|
|
#ifdef CONFIG_XTENSA_MORE_SPIN_RELAX_NOPS
|
|
/* Some compilers might "optimize out" (i.e. remove) continuous NOPs.
|
|
* So force no optimization to avoid that.
|
|
*/
|
|
__no_optimization
|
|
void arch_spin_relax(void)
|
|
{
|
|
#define NOP1(_, __) __asm__ volatile("nop.n;");
|
|
LISTIFY(CONFIG_XTENSA_NUM_SPIN_RELAX_NOPS, NOP1, (;))
|
|
#undef NOP1
|
|
}
|
|
#endif /* CONFIG_XTENSA_MORE_SPIN_RELAX_NOPS */
|