2022-01-07 11:33:48 -06:00
|
|
|
# i.MX RT5XX Series
|
|
|
|
|
|
|
|
# Copyright (c) 2022, NXP
|
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
|
|
|
choice
|
|
|
|
prompt "i.MX RT5XX Series MCU Selection"
|
|
|
|
depends on SOC_SERIES_IMX_RT5XX
|
|
|
|
|
|
|
|
config SOC_MIMXRT595S_CM33
|
|
|
|
bool "SOC_MIMXRT595S M33"
|
|
|
|
select CPU_HAS_ARM_SAU
|
|
|
|
select CPU_HAS_ARM_MPU
|
|
|
|
select CPU_HAS_FPU
|
|
|
|
select PLATFORM_SPECIFIC_INIT
|
|
|
|
select ARMV8_M_DSP
|
|
|
|
select ARM_TRUSTZONE_M
|
|
|
|
select CPU_CORTEX_M_HAS_SYSTICK
|
|
|
|
select HAS_MCUX
|
|
|
|
select HAS_MCUX_SYSCON
|
|
|
|
select HAS_MCUX_FLEXCOMM
|
|
|
|
select HAS_MCUX_FLEXSPI
|
|
|
|
select HAS_MCUX_CACHE
|
|
|
|
select HAS_MCUX_LPC_DMA
|
|
|
|
select HAS_MCUX_LPADC
|
|
|
|
select HAS_MCUX_OS_TIMER
|
|
|
|
select HAS_MCUX_LPC_RTC
|
|
|
|
select HAS_MCUX_TRNG
|
|
|
|
select HAS_MCUX_SCTIMER
|
|
|
|
select HAS_MCUX_USDHC1
|
|
|
|
select HAS_MCUX_USDHC2
|
|
|
|
select HAS_MCUX_USB_LPCIP3511
|
|
|
|
select HAS_MCUX_CTIMER
|
|
|
|
endchoice
|
|
|
|
|
|
|
|
if SOC_SERIES_IMX_RT5XX
|
|
|
|
|
|
|
|
config SOC_PART_NUMBER_MIMXRT533SFFOC
|
|
|
|
bool
|
|
|
|
|
|
|
|
config SOC_PART_NUMBER_MIMXRT555SFFOC
|
|
|
|
bool
|
|
|
|
|
|
|
|
config SOC_PART_NUMBER_MIMXRT595SFFOC
|
|
|
|
bool
|
|
|
|
|
2023-07-17 10:39:21 -04:00
|
|
|
config SOC_PART_NUMBER_MIMXRT533SFAWC
|
2022-01-07 11:33:48 -06:00
|
|
|
bool
|
|
|
|
|
2023-07-17 10:39:21 -04:00
|
|
|
config SOC_PART_NUMBER_MIMXRT555SFAWC
|
2022-01-07 11:33:48 -06:00
|
|
|
bool
|
|
|
|
|
2023-07-17 10:39:21 -04:00
|
|
|
config SOC_PART_NUMBER_MIMXRT595SFAWC
|
2022-01-07 11:33:48 -06:00
|
|
|
bool
|
|
|
|
|
|
|
|
config SOC_PART_NUMBER_IMX_RT5XX
|
|
|
|
string
|
2023-07-17 10:39:21 -04:00
|
|
|
default "MIMXRT533SFAWC" if SOC_PART_NUMBER_MIMXRT533SFAWC
|
|
|
|
default "MIMXRT555SFAWC" if SOC_PART_NUMBER_MIMXRT555SFAWC
|
|
|
|
default "MIMXRT595SFAWC" if SOC_PART_NUMBER_MIMXRT595SFAWC
|
2022-01-07 11:33:48 -06:00
|
|
|
default "MIMXRT533SFFOC" if SOC_PART_NUMBER_MIMXRT533SFFOC
|
|
|
|
default "MIMXRT555SFFOC" if SOC_PART_NUMBER_MIMXRT555SFFOC
|
|
|
|
default "MIMXRT595SFFOC" if SOC_PART_NUMBER_MIMXRT595SFFOC
|
|
|
|
|
|
|
|
help
|
|
|
|
This string holds the full part number of the SoC. It is a hidden
|
|
|
|
option that you should not set directly. The part number selection
|
|
|
|
choice defines the default value for this string.
|
|
|
|
|
|
|
|
menuconfig NXP_IMX_RT5XX_BOOT_HEADER
|
2022-03-09 12:05:12 +01:00
|
|
|
bool "The boot header"
|
2022-01-07 11:33:48 -06:00
|
|
|
depends on !BOOTLOADER_MCUBOOT
|
|
|
|
help
|
|
|
|
Enable data structures required by the boot ROM to boot the
|
|
|
|
application from an external flash device.
|
|
|
|
|
|
|
|
if NXP_IMX_RT5XX_BOOT_HEADER
|
|
|
|
|
2022-05-17 15:53:59 +08:00
|
|
|
choice BOOT_DEVICE
|
|
|
|
prompt "Boot device selection"
|
|
|
|
default BOOT_FLEXSPI_NOR
|
|
|
|
|
|
|
|
config BOOT_FLEXSPI_NOR
|
|
|
|
bool "FlexSPI serial NOR"
|
|
|
|
|
|
|
|
endchoice
|
|
|
|
|
2022-01-07 11:33:48 -06:00
|
|
|
config FLASH_CONFIG_OFFSET
|
|
|
|
hex "Flash config data offset"
|
|
|
|
default 0x400
|
|
|
|
help
|
|
|
|
The flash config offset provides the boot ROM with the on-board
|
2022-03-16 21:07:43 +00:00
|
|
|
flash type and parameters. The boot ROM requires a fixed flash config
|
2022-01-07 11:33:48 -06:00
|
|
|
offset for FlexSPI device.
|
|
|
|
|
|
|
|
config IMAGE_VECTOR_TABLE_OFFSET
|
|
|
|
hex "Image vector table offset"
|
|
|
|
default 0x1000
|
|
|
|
help
|
|
|
|
The Image Vector Table (IVT) provides the boot ROM with pointers to
|
|
|
|
the application entry point and device configuration data. The boot
|
|
|
|
ROM requires a fixed IVT offset for each type of boot device.
|
|
|
|
|
2023-08-16 18:16:49 -05:00
|
|
|
config NXP_IMX_RT_ROM_RAMLOADER
|
|
|
|
depends on !FLASH_MCUX_FLEXSPI_XIP
|
|
|
|
# Required so that debugger will load image to correct offset
|
|
|
|
select BUILD_OUTPUT_HEX
|
|
|
|
bool "Create output image that IMX RT ROM can load from FlexSPI to ram"
|
|
|
|
help
|
|
|
|
Builds an output image that the IMX RT BootROM can load from the
|
|
|
|
FlexSPI boot device into RAM region. The image will be loaded
|
|
|
|
from FLEXSPI0 into the region specified by `zephyr,flash` node.
|
|
|
|
|
|
|
|
# Setup LMA adjustment if using the RAMLOADER feature of ROM
|
|
|
|
FLASH_CHOSEN := zephyr,flash
|
|
|
|
FLASH_BASE := $(dt_chosen_reg_addr_hex,$(FLASH_CHOSEN))
|
|
|
|
FLEXSPI_BASE := $(dt_node_reg_addr_hex,/soc/spi@134000,1)
|
|
|
|
config BUILD_OUTPUT_ADJUST_LMA
|
|
|
|
default "$(FLEXSPI_BASE) - $(FLASH_BASE)" if NXP_IMX_RT_ROM_RAMLOADER
|
|
|
|
|
2022-01-07 11:33:48 -06:00
|
|
|
endif # NXP_IMX_RT5XX_BOOT_HEADER
|
|
|
|
|
2023-08-16 18:16:49 -05:00
|
|
|
|
|
|
|
|
2022-11-30 16:08:08 -06:00
|
|
|
config IMXRT5XX_CODE_CACHE
|
|
|
|
bool "Code cache"
|
2022-11-30 16:06:40 -06:00
|
|
|
default y
|
|
|
|
help
|
|
|
|
Enable code cache for FlexSPI region at boot. If this Kconfig is
|
|
|
|
cleared, the CACHE64 controller will be disabled during SOC init
|
|
|
|
|
2022-01-07 11:33:48 -06:00
|
|
|
endif # SOC_SERIES_IMX_RT5XX
|