2019-04-06 15:08:09 +02:00
|
|
|
/* SPDX-License-Identifier: Apache-2.0 */
|
|
|
|
|
2017-04-05 22:19:24 +02:00
|
|
|
#include "armv6-m.dtsi"
|
2017-08-26 00:13:39 +02:00
|
|
|
#include <dt-bindings/clock/kinetis_sim.h>
|
2018-04-19 18:48:18 +02:00
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
2017-08-10 18:25:49 +02:00
|
|
|
#include <dt-bindings/i2c/i2c.h>
|
2017-04-05 22:19:24 +02:00
|
|
|
|
|
|
|
/ {
|
2020-01-10 16:19:35 +01:00
|
|
|
aliases {
|
|
|
|
adc-0 = &adc0;
|
|
|
|
i2c-0 = &i2c0;
|
|
|
|
i2c-1 = &i2c1;
|
2020-04-15 22:37:30 +02:00
|
|
|
pinmux-a = &porta;
|
|
|
|
pinmux-b = &portb;
|
|
|
|
pinmux-c = &portc;
|
|
|
|
pwm-0 = &tpm0;
|
|
|
|
pwm-1 = &tpm1;
|
|
|
|
pwm-2 = &tpm2;
|
2020-01-10 16:19:35 +01:00
|
|
|
spi-0 = &spi0;
|
|
|
|
spi-1 = &spi1;
|
|
|
|
uart-0 = &lpuart0;
|
|
|
|
};
|
|
|
|
|
2020-04-06 16:59:03 +02:00
|
|
|
chosen {
|
|
|
|
zephyr,entropy = &trng;
|
2020-04-22 20:46:15 +02:00
|
|
|
zephyr,flash-controller = &ftfa;
|
2020-04-06 16:59:03 +02:00
|
|
|
};
|
|
|
|
|
2017-04-05 22:19:24 +02:00
|
|
|
cpus {
|
2017-07-15 20:57:32 +02:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
2017-04-05 22:19:24 +02:00
|
|
|
cpu@0 {
|
2017-07-15 20:57:32 +02:00
|
|
|
device_type = "cpu";
|
2017-04-05 22:19:24 +02:00
|
|
|
compatible = "arm,cortex-m0+";
|
2017-07-15 20:57:32 +02:00
|
|
|
reg = <0>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-07-21 14:43:01 +02:00
|
|
|
sram0: memory@20000000 {
|
2017-04-05 22:19:24 +02:00
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0x20000000 0x4000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
mcg: clock-controller@40064000 {
|
|
|
|
compatible = "nxp,kw41z-mcg";
|
|
|
|
reg = <0x40064000 0x13>;
|
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
osc: clock-controller@40065000 {
|
2017-04-05 22:19:24 +02:00
|
|
|
compatible = "nxp,kw41z-osc";
|
|
|
|
reg = <0x40065000 0x4>;
|
|
|
|
enable-external-reference;
|
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
rtc: rtc@4003d000 {
|
2017-04-05 22:19:24 +02:00
|
|
|
compatible = "nxp,kw41z-rtc";
|
|
|
|
reg = <0x4003d000 0x20>;
|
|
|
|
clock-frequency = <32768>;
|
|
|
|
};
|
|
|
|
|
|
|
|
sim: sim@40047000 {
|
2017-08-26 00:13:39 +02:00
|
|
|
compatible = "nxp,kinetis-sim";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x40047000 0x1060>;
|
2017-08-26 00:13:39 +02:00
|
|
|
label = "SIM";
|
2017-04-05 22:19:24 +02:00
|
|
|
|
2018-05-21 15:27:00 +02:00
|
|
|
#clock-cells = <3>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
2020-04-22 20:46:15 +02:00
|
|
|
ftfa: flash-controller@40020000 {
|
2018-01-29 20:24:08 +01:00
|
|
|
compatible = "nxp,kinetis-ftfa";
|
|
|
|
label = "FLASH_CTRL";
|
|
|
|
reg = <0x40020000 0x2c>;
|
|
|
|
interrupts = <5 0>;
|
|
|
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
flash0: flash@0 {
|
|
|
|
compatible = "soc-nv-flash";
|
|
|
|
label = "MCUX_FLASH";
|
|
|
|
reg = <0 0x80000>;
|
2018-01-31 20:55:35 +01:00
|
|
|
erase-block-size = <1024>;
|
2018-01-29 20:24:08 +01:00
|
|
|
write-block-size = <4>;
|
|
|
|
};
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
2017-07-11 17:38:09 +02:00
|
|
|
i2c0: i2c@40066000 {
|
|
|
|
compatible = "nxp,kinetis-i2c";
|
2017-08-10 18:25:49 +02:00
|
|
|
clock-frequency = <I2C_BITRATE_STANDARD>;
|
2017-07-11 17:38:09 +02:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x40066000 0x1000>;
|
|
|
|
interrupts = <8 0>;
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_BUS_CLK 0x1034 6>;
|
2017-07-11 17:38:09 +02:00
|
|
|
label = "I2C_0";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c1: i2c@40067000 {
|
|
|
|
compatible = "nxp,kinetis-i2c";
|
2017-08-10 18:25:49 +02:00
|
|
|
clock-frequency = <I2C_BITRATE_STANDARD>;
|
2017-07-11 17:38:09 +02:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x40067000 0x1000>;
|
|
|
|
interrupts = <9 0>;
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_CORESYS_CLK 0x1034 7>;
|
2017-07-11 17:38:09 +02:00
|
|
|
label = "I2C_1";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2017-04-05 22:19:24 +02:00
|
|
|
lpuart0: lpuart@40054000 {
|
2017-06-20 03:28:55 +02:00
|
|
|
compatible = "nxp,kinetis-lpuart";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x40054000 0x18>;
|
|
|
|
interrupts = <12 0>;
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_CORESYS_CLK 0x1038 20>;
|
2017-05-16 23:36:51 +02:00
|
|
|
label = "UART_0";
|
2017-04-05 22:19:24 +02:00
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
porta: pinmux@40049000 {
|
2017-06-20 03:43:45 +02:00
|
|
|
compatible = "nxp,kinetis-pinmux";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x40049000 0xa4>;
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_BUS_CLK 0x1038 9>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
portb: pinmux@4004a000 {
|
2017-06-20 03:43:45 +02:00
|
|
|
compatible = "nxp,kinetis-pinmux";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x4004a000 0xa4>;
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_BUS_CLK 0x1038 10>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
portc: pinmux@4004b000 {
|
2017-06-20 03:43:45 +02:00
|
|
|
compatible = "nxp,kinetis-pinmux";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x4004b000 0xa4>;
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_BUS_CLK 0x1038 11>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
gpioa: gpio@400ff000 {
|
2017-06-20 03:56:08 +02:00
|
|
|
compatible = "nxp,kinetis-gpio";
|
2020-02-12 19:34:35 +01:00
|
|
|
status = "disabled";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x400ff000 0x40>;
|
|
|
|
interrupts = <30 2>;
|
2018-04-19 18:48:18 +02:00
|
|
|
label = "GPIO_0";
|
2017-04-05 22:19:24 +02:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
2020-04-15 22:37:30 +02:00
|
|
|
nxp,kinetis-port = <&porta>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
gpiob: gpio@400ff040 {
|
2017-06-20 03:56:08 +02:00
|
|
|
compatible = "nxp,kinetis-gpio";
|
2020-02-12 19:34:35 +01:00
|
|
|
status = "disabled";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x400ff040 0x40>;
|
2018-04-19 18:48:18 +02:00
|
|
|
label = "GPIO_2";
|
2017-04-05 22:19:24 +02:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
2020-04-15 22:37:30 +02:00
|
|
|
nxp,kinetis-port = <&portb>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
gpioc: gpio@400ff080 {
|
2017-06-20 03:56:08 +02:00
|
|
|
compatible = "nxp,kinetis-gpio";
|
2020-02-12 19:34:35 +01:00
|
|
|
status = "disabled";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x400ff080 0x40>;
|
|
|
|
interrupts = <31 2>;
|
2018-04-19 18:48:18 +02:00
|
|
|
label = "GPIO_3";
|
2017-04-05 22:19:24 +02:00
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
2020-04-15 22:37:30 +02:00
|
|
|
nxp,kinetis-port = <&portc>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
spi0: spi@4002c000 {
|
2018-04-16 21:57:38 +02:00
|
|
|
compatible = "nxp,kinetis-dspi";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x4002c000 0x9C>;
|
2018-04-16 21:57:38 +02:00
|
|
|
interrupts = <10 3>;
|
|
|
|
label = "SPI_0";
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_BUS_CLK 0x103C 12>;
|
2017-04-05 22:19:24 +02:00
|
|
|
|
2018-02-21 15:18:19 +01:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
|
|
|
spi1: spi@4002d000 {
|
2018-04-16 21:57:38 +02:00
|
|
|
compatible = "nxp,kinetis-dspi";
|
2017-04-05 22:19:24 +02:00
|
|
|
reg = <0x4002d000 0x9C>;
|
2018-04-16 21:57:38 +02:00
|
|
|
interrupts = <29 3>;
|
|
|
|
label = "SPI_1";
|
2017-08-26 00:13:39 +02:00
|
|
|
clocks = <&sim KINETIS_SIM_BUS_CLK 0x103C 13>;
|
2017-04-05 22:19:24 +02:00
|
|
|
status = "disabled";
|
2018-02-21 15:18:19 +01:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
tpm0: pwm@40038000 {
|
2017-04-05 22:19:24 +02:00
|
|
|
compatible = "nxp,kw41z-pwm";
|
|
|
|
reg = <0x40038000 0x88>;
|
|
|
|
prescaler = <2>;
|
|
|
|
period = <1000>;
|
|
|
|
/* channel information needed - fixme */
|
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
tpm1: pwm@40039000 {
|
2017-04-05 22:19:24 +02:00
|
|
|
compatible = "nxp,kw41z-pwm";
|
|
|
|
reg = <0x40039000 0x88>;
|
|
|
|
prescaler = <2>;
|
|
|
|
period = <1000>;
|
|
|
|
/* channel information needed - fixme */
|
|
|
|
};
|
|
|
|
|
2020-04-15 22:37:30 +02:00
|
|
|
tpm2: pwm@4003a000 {
|
2017-04-05 22:19:24 +02:00
|
|
|
compatible = "nxp,kw41z-pwm";
|
|
|
|
reg = <0x4003a000 0x88>;
|
|
|
|
prescaler = <2>;
|
|
|
|
period = <1000>;
|
|
|
|
/* channel information needed - fixme */
|
|
|
|
};
|
2017-07-12 03:49:08 +02:00
|
|
|
|
|
|
|
adc0: adc@4003b000{
|
|
|
|
compatible = "nxp,kinetis-adc16";
|
|
|
|
reg = <0x4003b000 0x70>;
|
|
|
|
interrupts = <15 0>;
|
|
|
|
label = "ADC_0";
|
|
|
|
status = "disabled";
|
2019-08-22 18:08:13 +02:00
|
|
|
#io-channel-cells = <1>;
|
2017-07-12 03:49:08 +02:00
|
|
|
};
|
2018-11-03 12:50:44 +01:00
|
|
|
|
|
|
|
trng: random@40029000 {
|
|
|
|
compatible = "nxp,kinetis-trng";
|
|
|
|
reg = <0x40029000 0x1000>;
|
2019-06-14 19:31:16 +02:00
|
|
|
status = "okay";
|
2018-11-03 12:50:44 +01:00
|
|
|
interrupts = <13 0>;
|
|
|
|
label = "TRNG";
|
|
|
|
};
|
2017-04-05 22:19:24 +02:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&nvic {
|
|
|
|
arm,num-irq-priority-bits = <2>;
|
|
|
|
};
|