soc: arm: st_stm32: add driver lptimer management to stm32l4 series
This patch introduces the support of the Low Power Timer for the STM32L4xx from STMicroelectronics. Signed-off-by: Francois Ramu <francois.ramu@st.com>
This commit is contained in:
parent
0ae7023405
commit
d0c9234d70
3 changed files with 24 additions and 0 deletions
|
@ -331,6 +331,18 @@
|
|||
status = "disabled";
|
||||
label = "DMA_2";
|
||||
};
|
||||
|
||||
lptim1: timers@40007c00 {
|
||||
compatible = "st,stm32-timers";
|
||||
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x80000000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
reg = <0x40007c00 0x400>;
|
||||
interrupts = <65 0>;
|
||||
interrupt-names = "wakeup";
|
||||
status = "disabled";
|
||||
label = "LPTIM_1";
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
|
|
|
@ -328,4 +328,11 @@
|
|||
#define DT_ADC_1_CLOCK_BITS DT_ST_STM32_ADC_50040000_CLOCK_BITS_0
|
||||
#define DT_ADC_1_CLOCK_BUS DT_ST_STM32_ADC_50040000_CLOCK_BUS_0
|
||||
|
||||
#define DT_LPTIM_1_BASE_ADDRESS DT_ST_STM32_TIMERS_40007C00_BASE_ADDRESS
|
||||
#define DT_LPTIM_1_IRQ DT_ST_STM32_TIMERS_40007C00_IRQ_0
|
||||
#define DT_LPTIM_1_IRQ_PRI DT_ST_STM32_TIMERS_40007C00_IRQ_0_PRIORITY
|
||||
#define DT_LPTIM_1_NAME DT_ST_STM32_TIMERS_40007C00_LABEL
|
||||
#define DT_LPTIM_1_CLOCK_BITS DT_ST_STM32_TIMERS_40007C00_CLOCK_BITS_0
|
||||
#define DT_LPTIM_1_CLOCK_BUS DT_ST_STM32_TIMERS_40007C00_CLOCK_BUS_0
|
||||
|
||||
/* End of SoC Level DTS fixup file */
|
||||
|
|
|
@ -94,6 +94,11 @@
|
|||
#include <stm32l4xx_ll_dma.h>
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_STM32_LPTIM_TIMER
|
||||
#include <stm32l4xx_ll_lptim.h>
|
||||
#include <stm32l4xx_ll_system.h>
|
||||
#endif
|
||||
|
||||
#endif /* !_ASMLANGUAGE */
|
||||
|
||||
#endif /* _STM32L4X_SOC_H_ */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue