michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: bflb: Enable efuse driver on bl60x

Browse source 
This enables the driver by default, it will be needed at init in the future

Signed-off-by: Camille BAUD <mail@massdriver.space>
This commit is contained in:
Camille BAUD 2025-04-25 16:47:22 +02:00 • committed by Benjamin Cabé
commit 7521971de8
2 changed files with 11 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
dts/riscv/bflb/bl60x.dtsi
View file

@ -83,6 +83,13 @@
}; };
}; };
efuse: efuse@40007000 {
compatible = "bflb,efuse";
reg = <0x40007000 0x1000>;
status = "okay";
size = <128>;
};
uart0: uart@4000a000 { uart0: uart@4000a000 {
compatible = "bflb,uart"; compatible = "bflb,uart";
reg = <0x4000a000 0x100>; reg = <0x4000a000 0x100>;

7
soc/bflb/bl60x/Kconfig
View file

@ -3,6 +3,9 @@
# SPDX-License-Identifier: Apache-2.0 # SPDX-License-Identifier: Apache-2.0
config SOC_SERIES_BL60X config SOC_SERIES_BL60X
select ATOMIC_OPERATIONS_C
select CPU_HAS_FPU
select INCLUDE_RESET_VECTOR
select RISCV select RISCV
select RISCV_MACHINE_TIMER select RISCV_MACHINE_TIMER
select RISCV_ISA_RV32I select RISCV_ISA_RV32I
@ -11,8 +14,6 @@ config SOC_SERIES_BL60X
select RISCV_ISA_EXT_C select RISCV_ISA_EXT_C
select RISCV_ISA_EXT_ZICSR select RISCV_ISA_EXT_ZICSR
select RISCV_ISA_EXT_ZIFENCEI select RISCV_ISA_EXT_ZIFENCEI
select ATOMIC_OPERATIONS_C
select CPU_HAS_FPU
select INCLUDE_RESET_VECTOR
select SOC_EARLY_INIT_HOOK select SOC_EARLY_INIT_HOOK
select SYSCON
select XIP select XIP