2018-11-13 15:15:23 +01:00
|
|
|
#define DT_UART_QMSI_0_BAUDRATE DT_INTEL_QMSI_UART_B0002000_CURRENT_SPEED
|
|
|
|
#define DT_UART_QMSI_0_NAME DT_INTEL_QMSI_UART_B0002000_LABEL
|
|
|
|
#define DT_UART_QMSI_0_IRQ DT_INTEL_QMSI_UART_B0002000_IRQ_0
|
|
|
|
#define DT_UART_QMSI_0_IRQ_FLAGS DT_INTEL_QMSI_UART_B0002000_IRQ_0_SENSE
|
2017-06-22 23:19:42 +05:30
|
|
|
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_UART_QMSI_1_BAUDRATE DT_INTEL_QMSI_UART_B0002400_CURRENT_SPEED
|
|
|
|
#define DT_UART_QMSI_1_NAME DT_INTEL_QMSI_UART_B0002400_LABEL
|
|
|
|
#define DT_UART_QMSI_1_IRQ DT_INTEL_QMSI_UART_B0002400_IRQ_0
|
|
|
|
#define DT_UART_QMSI_1_IRQ_FLAGS DT_INTEL_QMSI_UART_B0002400_IRQ_0_SENSE
|
2017-06-22 23:19:42 +05:30
|
|
|
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_PHYS_RAM_ADDR CONFIG_SRAM_BASE_ADDRESS
|
2017-06-22 23:19:42 +05:30
|
|
|
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_PHYS_LOAD_ADDR CONFIG_FLASH_BASE_ADDRESS
|
2018-02-28 15:28:17 +01:00
|
|
|
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_RAM_SIZE CONFIG_SRAM_SIZE
|
2018-05-10 15:52:56 +05:30
|
|
|
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_ROM_SIZE CONFIG_FLASH_SIZE
|
2018-05-10 15:52:56 +05:30
|
|
|
|
2018-11-13 12:24:15 +01:00
|
|
|
#define CONFIG_I2C_0_NAME DT_INTEL_QMSI_I2C_B0002800_LABEL
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_I2C_0_BITRATE DT_INTEL_QMSI_I2C_B0002800_CLOCK_FREQUENCY
|
|
|
|
#define DT_I2C_0_IRQ DT_INTEL_QMSI_I2C_B0002800_IRQ_0
|
|
|
|
#define DT_I2C_0_IRQ_FLAGS DT_INTEL_QMSI_I2C_B0002800_IRQ_0_SENSE
|
2018-03-02 22:30:42 +01:00
|
|
|
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_GPIO_QMSI_0_NAME DT_INTEL_QMSI_GPIO_B0000C00_LABEL
|
|
|
|
#define DT_GPIO_QMSI_0_IRQ DT_INTEL_QMSI_GPIO_B0000C00_IRQ_0
|
|
|
|
#define DT_GPIO_QMSI_0_IRQ_FLAGS DT_INTEL_QMSI_GPIO_B0000C00_IRQ_0_SENSE
|
2018-03-05 13:10:07 +01:00
|
|
|
|
2018-11-13 12:24:15 +01:00
|
|
|
#define CONFIG_RTC_0_NAME DT_INTEL_QMSI_RTC_B0000400_LABEL
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_RTC_0_IRQ DT_INTEL_QMSI_RTC_B0000400_IRQ_0
|
|
|
|
#define DT_RTC_0_IRQ_FLAGS DT_INTEL_QMSI_RTC_B0000400_IRQ_0_SENSE
|
2018-08-29 16:42:43 -07:00
|
|
|
|
2018-11-13 12:24:15 +01:00
|
|
|
#define CONFIG_ADC_0_NAME DT_INTEL_QUARK_D2000_ADC_B0004000_LABEL
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_ADC_0_BASE_ADDRESS DT_INTEL_QUARK_D2000_ADC_B0004000_BASE_ADDRESS
|
|
|
|
#define DT_ADC_0_IRQ DT_INTEL_QUARK_D2000_ADC_B0004000_IRQ_0
|
|
|
|
#define DT_ADC_0_IRQ_FLAGS DT_INTEL_QUARK_D2000_ADC_B0004000_IRQ_0_SENSE
|
2018-09-26 15:31:53 -05:00
|
|
|
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_SPI_0_BASE_ADDRESS DT_SNPS_DESIGNWARE_SPI_B0001000_BASE_ADDRESS
|
2018-11-13 12:24:15 +01:00
|
|
|
#define CONFIG_SPI_0_NAME DT_SNPS_DESIGNWARE_SPI_B0001000_LABEL
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_SPI_0_IRQ DT_SNPS_DESIGNWARE_SPI_B0001000_IRQ_0
|
2018-09-26 15:31:53 -05:00
|
|
|
#define CONFIG_SPI_0_IRQ_PRI 0
|
2018-09-20 18:53:13 +05:30
|
|
|
|
2018-11-13 12:24:15 +01:00
|
|
|
#define CONFIG_WDT_0_NAME DT_INTEL_QMSI_WATCHDOG_B0000000_LABEL
|
2018-11-13 15:15:23 +01:00
|
|
|
#define DT_WDT_0_IRQ DT_INTEL_QMSI_WATCHDOG_B0000000_IRQ_0
|
|
|
|
#define DT_WDT_0_IRQ_PRI 0
|
|
|
|
#define DT_WDT_0_IRQ_FLAGS DT_INTEL_QMSI_WATCHDOG_B0000000_IRQ_0_SENSE
|