2017-04-26 15:23:04 +02:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2017 Linaro Limited
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
2017-07-24 15:44:26 +02:00
|
|
|
#include <st/stm32l4.dtsi>
|
2017-04-26 15:23:04 +02:00
|
|
|
|
|
|
|
/ {
|
|
|
|
soc {
|
2017-11-23 13:39:20 +01:00
|
|
|
pinctrl: pin-controller {
|
|
|
|
|
|
|
|
gpiod: gpio@48000c00 {
|
|
|
|
compatible = "st,stm32-gpio";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
reg = <0x48000c00 0x400>;
|
|
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000008>;
|
|
|
|
label = "GPIOD";
|
|
|
|
};
|
|
|
|
|
|
|
|
gpioe: gpio@48001000 {
|
|
|
|
compatible = "st,stm32-gpio";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
reg = <0x48001000 0x400>;
|
|
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000010>;
|
|
|
|
label = "GPIOE";
|
|
|
|
};
|
|
|
|
|
|
|
|
gpiof: gpio@48001400 {
|
|
|
|
compatible = "st,stm32-gpio";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
reg = <0x48001400 0x400>;
|
|
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000020>;
|
|
|
|
label = "GPIOF";
|
|
|
|
};
|
|
|
|
|
|
|
|
gpiog: gpio@48001800 {
|
|
|
|
compatible = "st,stm32-gpio";
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
reg = <0x48001800 0x400>;
|
|
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB2 0x00000040>;
|
|
|
|
label = "GPIOG";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2017-05-17 17:16:52 +02:00
|
|
|
uart4: serial@40004c00 {
|
2017-04-26 15:23:04 +02:00
|
|
|
compatible = "st,stm32-uart";
|
|
|
|
reg = <0x40004c00 0x400>;
|
2017-07-25 16:04:15 +02:00
|
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00080000>;
|
2017-04-26 15:23:04 +02:00
|
|
|
interrupts = <52 0>;
|
|
|
|
status = "disabled";
|
2017-05-16 15:50:20 -05:00
|
|
|
label = "UART_4";
|
2017-04-26 15:23:04 +02:00
|
|
|
};
|
|
|
|
|
2017-05-17 17:16:52 +02:00
|
|
|
uart5: serial@40005000 {
|
2017-04-26 15:23:04 +02:00
|
|
|
compatible = "st,stm32-uart";
|
|
|
|
reg = <0x40005000 0x400>;
|
2017-07-25 16:04:15 +02:00
|
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00100000>;
|
2017-04-26 15:23:04 +02:00
|
|
|
interrupts = <53 0>;
|
|
|
|
status = "disabled";
|
2017-05-16 15:50:20 -05:00
|
|
|
label = "UART_5";
|
2017-04-26 15:23:04 +02:00
|
|
|
};
|
2017-06-29 17:26:38 +03:00
|
|
|
|
|
|
|
i2c2: i2c@40005800 {
|
|
|
|
compatible = "st,stm32-i2c-v2";
|
2017-08-10 11:59:14 -05:00
|
|
|
clock-frequency = <I2C_BITRATE_STANDARD>;
|
2017-07-13 12:51:32 -05:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2017-06-29 17:26:38 +03:00
|
|
|
reg = <0x40005800 0x400>;
|
|
|
|
interrupts = <33 0>, <34 0>;
|
|
|
|
interrupt-names = "event", "error";
|
|
|
|
status = "disabled";
|
|
|
|
label= "I2C_2";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c3: i2c@40005C00 {
|
|
|
|
compatible = "st,stm32-i2c-v2";
|
2017-08-10 11:59:14 -05:00
|
|
|
clock-frequency = <I2C_BITRATE_STANDARD>;
|
2017-07-13 12:51:32 -05:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2017-06-29 17:26:38 +03:00
|
|
|
reg = <0x40005C00 0x400>;
|
|
|
|
interrupts = <72 0>, <73 0>;
|
|
|
|
interrupt-names = "event", "error";
|
|
|
|
status = "disabled";
|
|
|
|
label= "I2C_3";
|
|
|
|
};
|
2018-01-05 19:51:35 +02:00
|
|
|
|
|
|
|
spi3: spi@40003C00 {
|
|
|
|
compatible = "st,stm32-spi-fifo";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x40003C00 0x400>;
|
|
|
|
interrupts = <51 5>;
|
|
|
|
status = "disabled";
|
|
|
|
label = "SPI_3";
|
|
|
|
};
|
2017-04-26 15:23:04 +02:00
|
|
|
};
|
|
|
|
};
|