2018-03-21 19:58:06 +05:30
|
|
|
#include "skeleton.dtsi"
|
2018-03-28 04:57:36 +05:30
|
|
|
#include <dt-bindings/i2c/i2c.h>
|
2018-03-21 19:58:06 +05:30
|
|
|
|
|
|
|
#define __SIZE_K(x) (x * 1024)
|
|
|
|
|
|
|
|
/ {
|
|
|
|
cpus {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
cpu@0 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "LX6";
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpu@1 {
|
|
|
|
device_type = "cpu";
|
|
|
|
compatible = "LX6";
|
|
|
|
reg = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
};
|
|
|
|
|
|
|
|
sram0: memory@0xbe000000 {
|
|
|
|
device_type = "memory";
|
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0xbe000000 0x300000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
uart0: uart@80800 {
|
|
|
|
compatible = "ns16550";
|
|
|
|
reg = <0x80800 0x400>;
|
|
|
|
label = "UART_0";
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2018-03-28 04:57:36 +05:30
|
|
|
|
|
|
|
i2c0: i2c@80400 {
|
|
|
|
compatible = "snps,designware-i2c";
|
|
|
|
clock-frequency = <I2C_BITRATE_STANDARD>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
reg = <0x80400 0x400>;
|
|
|
|
interrupts = <2 0>;
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
label = "I2C_0";
|
|
|
|
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2018-03-21 19:58:06 +05:30
|
|
|
};
|
|
|
|
};
|