|
|
f4b202268c
|
ch81: use a timer channel for the back porch
|
2025-06-01 12:38:56 +00:00 |
|
|
|
6cfa43de57
|
ch81: switch to NTSC and a different VSYNC pattern
|
2025-05-31 14:15:09 +00:00 |
|
|
|
8764890c54
|
ch81: fix up the DMA support and move timing constatns to a file
|
2025-05-30 18:57:47 +00:00 |
|
|
|
62b3022e07
|
ch81: move rendering to a function
|
2025-05-30 14:45:43 +00:00 |
|
|
|
cca03df184
|
ch81: switch to TIM1 so it can trigger the SPI DMA
|
2025-05-30 07:45:38 +00:00 |
|
|
|
0d23783922
|
ch81: initial but rough video display
|
2025-05-29 09:17:03 +00:00 |
|
|
|
43d5de3a10
|
ch81: start enabling the DMA driver
|
2025-05-25 18:45:36 +00:00 |
|
|
|
13522fd676
|
ch81: send the character bitsteam out over SPI
|
2025-05-25 15:31:51 +00:00 |
|
|
|
819f113a89
|
ch81: use TIM2 to generate the hsync
|
2025-05-25 13:01:52 +00:00 |
|
