ad35e5dacf
Or then the controller will spin around requesting to get its fifo filled-in though it's unnecessary. Change-Id: I81e7c483345236dee7691c3e780b1b06d6b2d0f8 Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
93 lines
3.4 KiB
C
93 lines
3.4 KiB
C
/* intel_spi_priv.h - Intel's SPI driver private definitions */
|
||
|
||
/*
|
||
* Copyright (c) 2015 Intel Corporation.
|
||
*
|
||
* Redistribution and use in source and binary forms, with or without
|
||
* modification, are permitted provided that the following conditions are met:
|
||
*
|
||
* 1) Redistributions of source code must retain the above copyright notice,
|
||
* this list of conditions and the following disclaimer.
|
||
*
|
||
* 2) Redistributions in binary form must reproduce the above copyright notice,
|
||
* this list of conditions and the following disclaimer in the documentation
|
||
* and/or other materials provided with the distribution.
|
||
*
|
||
* 3) Neither the name of Intel Corporation nor the names of its contributors
|
||
* may be used to endorse or promote products derived from this software without
|
||
* specific prior written permission.
|
||
*
|
||
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
|
||
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||
* POSSIBILITY OF SUCH DAMAGE.
|
||
*/
|
||
|
||
#ifndef __INTEL_SPI_PRIV_H__
|
||
#define __INTEL_SPI_PRIV_H__
|
||
|
||
/* Registers */
|
||
#define INTEL_SPI_REG_SSCR0 (0x00)
|
||
#define INTEL_SPI_REG_SSRC1 (0x04)
|
||
#define INTEL_SPI_REG_SSSR (0x08)
|
||
#define INTEL_SPI_REG_SSDR (0x10)
|
||
#define INTEL_SPI_REG_DDS_RATE (0x28)
|
||
|
||
#define INTEL_SPI_CLK_DIV_MASK (0x000000ff)
|
||
#define INTEL_SPI_DDS_RATE_MASK (0xffffff00)
|
||
|
||
/* SSCR0 settings */
|
||
#define INTEL_SPI_SSCR0_DSS(__bpw) ((__bpw) - 1)
|
||
#define INTEL_SPI_SSCR0_SSE (0x1 << 7)
|
||
#define INTEL_SPI_SSCR0_SSE_BIT (7)
|
||
#define INTEL_SPI_SSCR0_SCR(__msf) \
|
||
((__msf && INTEL_SPI_CLK_DIV_MASK) << 8)
|
||
|
||
/* SSCR1 settings */
|
||
#define INTEL_SPI_SSCR1_TIE_BIT (1)
|
||
|
||
#define INTEL_SPI_SSCR1_RIE (0x1)
|
||
#define INTEL_SPI_SSCR1_TIE (0x1 << 1)
|
||
#define INTEL_SPI_SSCR1_LBM (0x1 << 2)
|
||
#define INTEL_SPI_SSCR1_SPO (0x1 << 3)
|
||
#define INTEL_SPI_SSCR1_SPH (0x1 << 4)
|
||
#define INTEL_SPI_SSCR1_TFT(__tft) \
|
||
(((__tft) - 1) << 6)
|
||
#define INTEL_SPI_SSCR1_RFT(__rft) \
|
||
(((__rft) - 1) << 11)
|
||
#define INTEL_SPI_SSCR1_EFWR (0x1 << 16)
|
||
#define INTEL_SPI_SSCR1_STRF (0x1 << 17)
|
||
|
||
#define INTEL_SPI_SSCR1_TFT_DFLT (8)
|
||
#define INTEL_SPI_SSCR1_RFT_DFLT (8)
|
||
|
||
/* SSSR settings */
|
||
#define INTEL_SPI_SSSR_TNF (0x4)
|
||
#define INTEL_SPI_SSSR_RNE (0x8)
|
||
#define INTEL_SPI_SSSR_TFS (0x20)
|
||
#define INTEL_SPI_SSSR_RFS (0x40)
|
||
#define INTEL_SPI_SSSR_ROR (0x80)
|
||
#define INTEL_SPI_SSSR_TFL_MASK (0x1f << 8)
|
||
#define INTEL_SPI_SSSR_TFL_EMPTY (0x00)
|
||
#define INTEL_SPI_SSSR_RFL_MASK (0x1f << 13)
|
||
#define INTEL_SPI_SSSR_RFL_EMPTY (0x1f)
|
||
|
||
#define INTEL_SPI_SSSR_TFL(__status) \
|
||
((__status & INTEL_SPI_SSSR_TFL_MASK) >> 8)
|
||
#define INTEL_SPI_SSSR_RFL(__status) \
|
||
((__status & INTEL_SPI_SSSR_RFL_MASK) >> 13)
|
||
|
||
#define INTEL_SPI_SSSR_BSY_BIT (4)
|
||
|
||
/* DSS_RATE settings */
|
||
#define INTEL_SPI_DSS_RATE(__msf) \
|
||
((__msf && (INTEL_SPI_DDS_RATE_MASK)) >> 8)
|
||
|
||
#endif /* __INTEL_SPI_PRIV_H__ */
|