michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/dts/arm/nxp
History
Kumar Gala ade6cc633c dts: pwm: nxp: Fixup bindings and dtsi so they build 
With the new DT checks the dts bindings for "nxp,flexpwm" and
"nxp,imx-pwm" had old conventions that we now treat as build errors.

Additionally fix the number of #pwm-cells for "nxp,imx-pwm" to be 1.

Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2019-08-07 11:08:28 -04:00
..
nxp_imx6sx_m4.dtsi dts: nxp_imx6sx_m4: fix cpu reg num 2019-07-02 17:36:18 -05:00
nxp_imx7d_m4.dtsi dts: arm: nxp: imx: Use 'nxp,imx-{i,d}tcm' compatible 2018-12-19 08:14:33 -06:00
nxp_k6x.dtsi dts: arm: Remove device_type = "memory" from SRAM nodes 2019-08-06 08:59:22 -04:00
nxp_ke1xf.dtsi dts: Fix handling of fixed-clock 2019-07-10 05:23:07 -05:00
nxp_ke1xf256vlx16.dtsi dts: arm: Remove device_type = "memory" from SRAM nodes 2019-08-06 08:59:22 -04:00
nxp_ke1xf512vlx16.dtsi dts: arm: Remove device_type = "memory" from SRAM nodes 2019-08-06 08:59:22 -04:00
nxp_ke14f256vlx16.dtsi soc: nxp: ke1xf: add CAN support 2019-06-24 14:33:46 -05:00
nxp_ke14f512vlx16.dtsi soc: nxp: ke1xf: add CAN support 2019-06-24 14:33:46 -05:00
nxp_ke16f256vlx16.dtsi soc: nxp: ke1xf: add CAN support 2019-06-24 14:33:46 -05:00
nxp_ke16f512vlx16.dtsi soc: nxp: ke1xf: add CAN support 2019-06-24 14:33:46 -05:00
nxp_ke18f256vlx16.dtsi soc: nxp: ke1xf: add CAN support 2019-06-24 14:33:46 -05:00
nxp_ke18f512vlx16.dtsi soc: nxp: ke1xf: add CAN support 2019-06-24 14:33:46 -05:00
nxp_kl25z.dtsi dts: arm: Remove device_type = "memory" from SRAM nodes 2019-08-06 08:59:22 -04:00
nxp_kw2xd.dtsi dts: arm: Remove device_type = "memory" from SRAM nodes 2019-08-06 08:59:22 -04:00
nxp_kw40z.dtsi dts: arm: Remove device_type = "memory" from SRAM nodes 2019-08-06 08:59:22 -04:00
nxp_kw41z.dtsi dts: arm: Remove device_type = "memory" from SRAM nodes 2019-08-06 08:59:22 -04:00
nxp_lpc54xxx.dtsi dts: Add information about CPU frequency to the cpu nodes 2019-07-17 21:53:36 +02:00
nxp_lpc54xxx_m0.dtsi arch: arm: lpc: Added support for Cortex-M0+ on lpc54114 soc 2018-05-17 15:07:48 -05:00
nxp_lpc54xxx_m4.dtsi arch: nxp: lpc54xxx: Rename SoC bits from LPC54114 to LPC54114_M4 2018-05-15 15:49:15 -05:00
nxp_lpc55S6x.dtsi dts: lpc55s6x: Fix SRAM-X address 2019-07-02 17:35:27 -05:00
nxp_lpc55S6x_cpu0.dtsi dts: LPC55S69 initial device tree 2019-06-03 15:49:35 -05:00
nxp_rt.dtsi dts: pwm: nxp: Fixup bindings and dtsi so they build 2019-08-07 11:08:28 -04:00
nxp_rt1015.dtsi dts: Add information about system bus frequency to the dts 2019-07-17 21:53:36 +02:00
nxp_rt1020.dtsi dts: Add information about system bus frequency to the dts 2019-07-17 21:53:36 +02:00
nxp_rt1060.dtsi dts: arm: nxp: rt106x: Unified OCRAM node 2019-03-15 06:40:23 -05:00
nxp_rt1064.dtsi dts/spi-nor: use bytestring for JEDEC ID 2019-07-24 09:20:56 -04:00