e6dd68ec89
Introduce `CONFIG_RISCV_GP_PURPOSE` choice to make sure that only one of `CONFIG_RISCV_GP` or `CONFIG_RISCV_CURRENT_VIA_GP` can be enabled, instead of relying of dependencies. To do that, introduce a new `CONFIG_RISCV_SOC_HAS_GP_RELATIVE_ADDRESSING` that can be selected by SoC when it implemented global pointer (GP) initialization for relative addressing in its linker. `CONFIG_RISCV_GP` will be the default choice when `CONFIG_RISCV_SOC_HAS_GP_RELATIVE_ADDRESSING=y` Signed-off-by: Yong Cong Sin <ycsin@meta.com> Signed-off-by: Yong Cong Sin <yongcong.sin@gmail.com>
30 lines
744 B
Text
30 lines
744 B
Text
# Copyright (c) 2021 Rajnesh Kanwal <rajnesh.kanwal49@gmail.com>
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config SOC_SERIES_STARFIVE_JH71XX
|
|
select RISCV
|
|
select RISCV_PRIVILEGED
|
|
select RISCV_HAS_PLIC
|
|
select RISCV_SOC_HAS_GP_RELATIVE_ADDRESSING
|
|
imply XIP
|
|
|
|
config SOC_JH7100
|
|
select ATOMIC_OPERATIONS_BUILTIN
|
|
select INCLUDE_RESET_VECTOR
|
|
select RISCV_ISA_RV64I
|
|
select RISCV_ISA_EXT_M
|
|
select RISCV_ISA_EXT_A
|
|
select RISCV_ISA_EXT_C
|
|
select RISCV_ISA_EXT_ZICSR
|
|
select RISCV_ISA_EXT_ZIFENCEI
|
|
|
|
config SOC_JH7110
|
|
select ATOMIC_OPERATIONS_BUILTIN
|
|
select INCLUDE_RESET_VECTOR
|
|
select RISCV_ISA_RV64I
|
|
select RISCV_ISA_EXT_M
|
|
select RISCV_ISA_EXT_A
|
|
select RISCV_ISA_EXT_C
|
|
select RISCV_ISA_EXT_ZICSR
|
|
select RISCV_ISA_EXT_ZIFENCEI
|
|
select 64BIT
|