40a3d1e365
Add Variscite VAR-SOM-MX8M-PLUS board support. This SoM is based on NXP's i.MX8M Plus SoC. It includes Cortex-A53 and Cortex-M7 support. Signed-off-by: Andre Morishita <andre.m@variscite.com>
40 lines
807 B
Text
40 lines
807 B
Text
/*
|
|
* Copyright 2025 Variscite Ltd.
|
|
* Copyright 2022-2024 NXP
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*
|
|
*/
|
|
|
|
#include <nxp/nxp_imx/mimx8ml8dvnlz-pinctrl.dtsi>
|
|
|
|
&pinctrl {
|
|
uart1_default: uart1_default {
|
|
group0 {
|
|
pinmux = <&iomuxc_uart1_rxd_uart_rx_uart1_rx>,
|
|
<&iomuxc_uart1_txd_uart_tx_uart1_tx>;
|
|
bias-pull-up;
|
|
slew-rate = "slow";
|
|
drive-strength = "x1";
|
|
};
|
|
};
|
|
|
|
uart3_default: uart3_default {
|
|
group0 {
|
|
pinmux = <&iomuxc_uart3_rxd_uart_rx_uart3_rx>,
|
|
<&iomuxc_uart3_txd_uart_tx_uart3_tx>;
|
|
bias-pull-up;
|
|
slew-rate = "slow";
|
|
drive-strength = "x1";
|
|
};
|
|
};
|
|
|
|
uart4_default: uart4_default {
|
|
group0 {
|
|
pinmux = <&iomuxc_uart4_rxd_uart_rx_uart4_rx>,
|
|
<&iomuxc_uart4_txd_uart_tx_uart4_tx>;
|
|
bias-pull-up;
|
|
slew-rate = "slow";
|
|
drive-strength = "x1";
|
|
};
|
|
};
|
|
};
|