zephyr/soc/adi/max32/Kconfig
Maureen Helm 398d9e3d49 soc: adi: max32: Enable primary core to configure/start secondary core
Adds support for the primary m4 core to configure the boot address and
start the clock for the secondary risc-v core. Unlike the msdk which
defers this function to applications and requires users to copy/paste
code from an msdk example application into their own application, in
zephyr it is implemented in the common soc init routine of the primary
core. It can be enabled/disabled and configured with Kconfig symbols and
a devicetree chosen node, allowing applications to override board-level
defaults if desired using overlays instead of modifying zephyr code.

Signed-off-by: Maureen Helm <maureen.helm@analog.com>
2025-01-29 17:55:32 +01:00

60 lines
1.5 KiB
Text

# Analog Devices MAX32xxx MCU family
# Copyright (c) 2023-2025 Analog Devices, Inc.
# SPDX-License-Identifier: Apache-2.0
config SOC_FAMILY_MAX32
select CLOCK_CONTROL
select BUILD_OUTPUT_HEX
select SOC_EARLY_INIT_HOOK
select HAS_SEGGER_RTT if ZEPHYR_SEGGER_MODULE
config SOC_FAMILY_MAX32_M4
select ARM
select CPU_CORTEX_M4
select CPU_CORTEX_M_HAS_SYSTICK
select CPU_HAS_ARM_MPU
select CPU_HAS_FPU
config SOC_MAX32655_M4
select MAX32_HAS_SECONDARY_RV32
config SOC_MAX32680_M4
select MAX32_HAS_SECONDARY_RV32
config SOC_MAX32690_M4
select MAX32_HAS_SECONDARY_RV32
config SOC_MAX78000_M4
select MAX32_HAS_SECONDARY_RV32
config SOC_MAX78002_M4
select MAX32_HAS_SECONDARY_RV32
if SOC_FAMILY_MAX32
config MAX32_ON_ENTER_CPU_IDLE_HOOK
bool "CPU idle hook enable"
default y
imply ARM_ON_ENTER_CPU_IDLE_HOOK
help
Enables a hook (z_arm_on_enter_cpu_idle()) that is called when
the CPU is made idle (by k_cpu_idle() or k_cpu_atomic_idle()).
If needed, this hook can be used to prevent the CPU from actually
entering sleep by skipping the WFE/WFI instruction.
config MAX32_HAS_SECONDARY_RV32
bool
config MAX32_SECONDARY_RV32
bool "Secondary RISC-V core enable"
depends on MAX32_HAS_SECONDARY_RV32
DT_CHOSEN_Z_CODE_RV32_PARTITION := zephyr,code-rv32-partition
config MAX32_SECONDARY_RV32_BOOT_ADDRESS
hex "Secondary RISC-V core boot address"
default $(dt_chosen_reg_addr_hex,$(DT_CHOSEN_Z_CODE_RV32_PARTITION))
depends on MAX32_SECONDARY_RV32
endif # SOC_FAMILY_MAX32