27ea2d8eb7
The Xtensa port was the only one remaining to be converted to the new way of connecting interrupts in Zephyr. Some things are still unconverted, mainly the exception table, and this will be performed another time. Of note: _irq_priority_set() isn't called on _ARCH_IRQ_CONNECT(), since IRQs can't change priority on Xtensa: while the architecture has the concept of interrupt priority levels, each line has a fixed level and can't be changed. Signed-off-by: Leandro Pereira <leandro.pereira@intel.com>
57 lines
1.1 KiB
C
57 lines
1.1 KiB
C
/*
|
|
* Copyright (c) 2016 Cadence Design Systems, Inc.
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef XTENSA_IRQ_H
|
|
#define XTENSA_IRQ_H
|
|
|
|
#include <xtensa_api.h>
|
|
#include <xtensa/xtruntime.h>
|
|
|
|
#define CONFIG_NUM_IRQS XCHAL_NUM_INTERRUPTS
|
|
#define CONFIG_GEN_IRQ_START_VECTOR 0
|
|
|
|
/**
|
|
*
|
|
* @brief Enable an interrupt line
|
|
*
|
|
* Clear possible pending interrupts on the line, and enable the interrupt
|
|
* line. After this call, the CPU will receive interrupts for the specified
|
|
* IRQ.
|
|
*
|
|
* @return N/A
|
|
*/
|
|
static ALWAYS_INLINE void _arch_irq_enable(u32_t irq)
|
|
{
|
|
_xt_ints_on(1 << irq);
|
|
}
|
|
|
|
/**
|
|
*
|
|
* @brief Disable an interrupt line
|
|
*
|
|
* Disable an interrupt line. After this call, the CPU will stop receiving
|
|
* interrupts for the specified IRQ.
|
|
*
|
|
* @return N/A
|
|
*/
|
|
static ALWAYS_INLINE void _arch_irq_disable(u32_t irq)
|
|
{
|
|
_xt_ints_off(1 << irq);
|
|
}
|
|
|
|
static ALWAYS_INLINE unsigned int _arch_irq_lock(void)
|
|
{
|
|
unsigned int key = XTOS_SET_INTLEVEL(XCHAL_EXCM_LEVEL);
|
|
return key;
|
|
}
|
|
|
|
static ALWAYS_INLINE void _arch_irq_unlock(unsigned int key)
|
|
{
|
|
XTOS_RESTORE_INTLEVEL(key);
|
|
}
|
|
|
|
#include <irq.h>
|
|
|
|
#endif /* XTENSA_IRQ_H */
|