zephyr/tests/drivers/pinctrl/gd32/boards/gd32f403z_eval.overlay
Gerard Marull-Paretas 1123b80aee tests: drivers: pinctrl: gd32: add DT AFIO parse test
Add a test to check that DT information for the AFIO model is extracted
correctly.

Signed-off-by: Gerard Marull-Paretas <gerard@teslabs.com>
2021-11-22 16:30:28 -05:00

67 lines
1.7 KiB
Text

/*
* Copyright (c) 2021 Teslabs Engineering S.L.
* SPDX-License-Identifier: Apache-2.0
*/
#define GD32_TEST_DEVICE_RMP GD32_REMAP(0, 0, 0x1U, 1)
/ {
test_device: test_device {
compatible = "vnd,pinctrl-device";
pinctrl-0 = <&test_device_default>;
pinctrl-names = "default";
};
};
&pinctrl {
test_device_default: test_device_default {
/* Note: the groups are just meant for testing if properties and
pins are parsed correctly, but do not necessarily represent a
feasible combination */
pins1 {
pinmux = <GD32_PINMUX_AFIO('A', 0, ANALOG, NORMP)>,
<GD32_PINMUX_AFIO('B', 1, ALTERNATE, NORMP)>,
<GD32_PINMUX_AFIO('C', 2, GPIO_IN, NORMP)>;
};
pins2 {
pinmux = <GD32_PINMUX_AFIO('A', 3, GPIO_IN, TEST_DEVICE_RMP)>,
<GD32_PINMUX_AFIO('B', 4, ALTERNATE, TEST_DEVICE_RMP)>;
};
pins3 {
pinmux = <GD32_PINMUX_AFIO('C', 5, GPIO_IN, NORMP)>;
drive-push-pull;
};
pins4 {
pinmux = <GD32_PINMUX_AFIO('A', 6, GPIO_IN, NORMP)>;
drive-open-drain;
};
pins5 {
pinmux = <GD32_PINMUX_AFIO('B', 7, GPIO_IN, NORMP)>;
bias-disable;
};
pins6 {
pinmux = <GD32_PINMUX_AFIO('C', 8, GPIO_IN, NORMP)>;
bias-pull-up;
};
pins7 {
pinmux = <GD32_PINMUX_AFIO('A', 9, GPIO_IN, NORMP)>;
bias-pull-down;
};
pins8 {
pinmux = <GD32_PINMUX_AFIO('B', 10, ALTERNATE, NORMP)>;
slew-rate = "max-speed-2mhz";
};
pins9 {
pinmux = <GD32_PINMUX_AFIO('C', 11, ALTERNATE, NORMP)>;
slew-rate = "max-speed-10mhz";
};
pins10 {
pinmux = <GD32_PINMUX_AFIO('A', 12, ALTERNATE, NORMP)>;
slew-rate = "max-speed-50mhz";
};
pins11 {
pinmux = <GD32_PINMUX_AFIO('B', 13, ALTERNATE, NORMP)>;
slew-rate = "max-speed-highest";
};
};
};