0edf368baa
Move SPI pin configuration to device tree for all STM32 based boards. This should not bring any change in pin configuration. Though, some adjuments have been made on following boards for coherency: * b_l4s5i_iot01a1: Removed "very-high-speed" on SPI3 MOSI pin. Tested with no impact. * black_f407zg_pro: SPI1 pins configured but not SPI1 node. Removed pin config as not documented neither. * sensortile_box: SPI2 pins configured but not SPI2 node. Removed pin config as not documented neither. * nucleo_g431rb/nucleo_g474re/nucleo_l476rg/nucleo_l4r5zi: SPI2 and SPI3 pins were configured but missing. Added since they were documented. Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
143 lines
2.4 KiB
Text
143 lines
2.4 KiB
Text
/*
|
|
* Copyright (c) 2018 Pushpal Sidhu
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/dts-v1/;
|
|
#include <st/l4/stm32l4r5Xi.dtsi>
|
|
#include <st/l4/stm32l4r5z(g-i)tx-pinctrl.dtsi>
|
|
#include "arduino_r3_connector.dtsi"
|
|
|
|
/ {
|
|
model = "STMicroelectronics STM32L4R5ZI-NUCLEO board";
|
|
compatible = "st,stm32l4r5zi-nucleo";
|
|
|
|
chosen {
|
|
zephyr,console = &lpuart1;
|
|
zephyr,shell-uart = &lpuart1;
|
|
zephyr,sram = &sram0;
|
|
zephyr,flash = &flash0;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
green_led_0: led_0 {
|
|
gpios = <&gpioc 7 GPIO_ACTIVE_HIGH>;
|
|
label = "User LD1";
|
|
};
|
|
|
|
blue_led_0: led_1 {
|
|
gpios = <&gpiob 7 GPIO_ACTIVE_HIGH>;
|
|
label = "User LD2";
|
|
};
|
|
|
|
red_led_0: led_2 {
|
|
gpios = <&gpiob 14 GPIO_ACTIVE_HIGH>;
|
|
label = "User LD3";
|
|
};
|
|
};
|
|
|
|
gpio_keys {
|
|
compatible = "gpio-keys";
|
|
user_button: button {
|
|
label = "User";
|
|
gpios = <&gpioc 13 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
aliases {
|
|
led0 = &green_led_0;
|
|
led1 = &blue_led_0;
|
|
led2 = &red_led_0;
|
|
sw0 = &user_button;
|
|
};
|
|
};
|
|
|
|
&usart1 {
|
|
pinctrl-0 = <&usart1_tx_pa9 &usart1_rx_pa10>;
|
|
current-speed = <115200>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usart2 {
|
|
pinctrl-0 = <&usart2_tx_pa2 &usart2_rx_pa3>;
|
|
current-speed = <115200>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usart3 {
|
|
pinctrl-0 = <&usart3_tx_pd8 &usart3_rx_pd9>;
|
|
current-speed = <115200>;
|
|
status = "okay";
|
|
};
|
|
|
|
&lpuart1 {
|
|
pinctrl-0 = <&lpuart1_tx_pg7 &lpuart1_rx_pg8>;
|
|
current-speed = <115200>;
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c1 {
|
|
pinctrl-0 = <&i2c1_scl_pb6 &i2c1_sda_pb7>;
|
|
status = "okay";
|
|
};
|
|
|
|
&spi1 {
|
|
pinctrl-0 = <&spi1_nss_pa4 &spi1_sck_pa5
|
|
&spi1_miso_pa6 &spi1_mosi_pa7>;
|
|
status = "okay";
|
|
};
|
|
|
|
&spi2 {
|
|
pinctrl-0 = <&spi2_nss_pb12 &spi2_sck_pb13
|
|
&spi2_miso_pb14 &spi2_mosi_pb15>;
|
|
status = "okay";
|
|
};
|
|
|
|
&spi3 {
|
|
/* SPI3 on the ST Morpho Connector CN7 pins 17, 1, 2, 3*/
|
|
pinctrl-0 = <&spi3_nss_pa15 &spi3_sck_pc10
|
|
&spi3_miso_pc11 &spi3_mosi_pc12>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usbotg_fs {
|
|
status = "okay";
|
|
};
|
|
|
|
&timers2 {
|
|
status = "okay";
|
|
|
|
pwm2: pwm {
|
|
status = "okay";
|
|
pinctrl-0 = <&tim2_ch1_pwm_pa0>;
|
|
};
|
|
};
|
|
|
|
&rtc {
|
|
status = "okay";
|
|
};
|
|
|
|
&lptim1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&flash0 {
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
/* Reserve last 16KiB for property storage */
|
|
storage_partition: partition@1FB000 {
|
|
label = "storage";
|
|
reg = <0x001FB000 0x00004000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&adc1 {
|
|
pinctrl-0 = <&adc1_in1_pc0>;
|
|
status = "okay";
|
|
};
|