6b72fbae7c
CLOCK_STM32_PLL_XTPRE Kconfig symbols was made to differentiate code between F1 soc variants with XTRE and others. It appears that specific XTRE code handling is already in place in LL_PLL_ConfigSystemClock_* functions that are called afterwards. Since this piece of code is not required anymore, let's remove the symbol. Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
28 lines
729 B
Plaintext
28 lines
729 B
Plaintext
# STM32F1 PLL configuration options
|
|
|
|
# Copyright (c) 2019 Linaro
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
if SOC_SERIES_STM32F1X
|
|
|
|
config CLOCK_STM32_PLL_MULTIPLIER
|
|
int "PLL multiplier"
|
|
depends on CLOCK_STM32_SYSCLK_SRC_PLL
|
|
default 9
|
|
range 2 16 if SOC_STM32F10X_DENSITY_DEVICE
|
|
range 4 9 if SOC_STM32F10X_CONNECTIVITY_LINE_DEVICE
|
|
help
|
|
PLL multiplier, PLL output must not exceed 72MHz. Allowed values:
|
|
Density devices: 2-16
|
|
Connectivity devices: 4 - 9 and 13 ( used for multiplication factor 6.5).
|
|
|
|
config CLOCK_STM32_PLL_PREDIV1
|
|
int "PREDIV1 Prescaler"
|
|
depends on CLOCK_STM32_SYSCLK_SRC_PLL
|
|
default 1
|
|
range 1 16
|
|
help
|
|
PREDIV1 is PLL clock signal prescaler, allowed values: 1 - 16.
|
|
|
|
endif # SOC_SERIES_STM32F1X
|