zephyr/boards/arm/nrf51_vbluno51/nrf51_vbluno51.dts
Kumar Gala d929e874c2 boards: dts: nrf: Remove SoC compatible in top-level compatible
The SoC node has compatibles for the specific SoC in place, having the
same compatible at the top level is technically a conflict and the
top-level one should really just be about the board.  Remove the SoC
related compatibles at the top-level.

Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2020-04-29 08:20:15 -05:00

72 lines
1.1 KiB
Plaintext

/*
* Copyright (c) 2017 VNG IoT Lab Limited
*
* SPDX-License-Identifier: Apache-2.0
*/
/dts-v1/;
#include <nordic/nrf51822_qfac.dtsi>
/ {
model = "VNG VBLUno51 BLE board";
compatible = "vng,vbluno51";
chosen {
zephyr,console = &uart0;
zephyr,shell-uart = &uart0;
zephyr,bt-mon-uart = &uart0;
zephyr,bt-c2h-uart = &uart0;
zephyr,sram = &sram0;
zephyr,flash = &flash0;
};
/* These aliases are provided for compatibility with samples */
aliases {
led0 = &led0;
sw0 = &button0;
};
leds {
compatible = "gpio-leds";
/* green led */
led0: led_0 {
gpios = <&gpio0 7 0>;
label = "LED";
};
};
buttons {
/* Push button switch 0 KEY1 */
compatible = "gpio-keys";
button0: button_0 {
/* gpio flags need validation */
gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
label = "Button";
};
};
};
&gpiote {
status = "okay";
};
&gpio0 {
status = "okay";
};
&uart0 {
current-speed = <115200>;
status = "okay";
tx-pin = <10>;
rx-pin = <11>;
rts-pin = <12>;
cts-pin = <13>;
};
&i2c0 {
status = "okay";
clock-frequency = <I2C_BITRATE_FAST>;
sda-pin = <29>;
scl-pin = <30>;
};