michaelh/zephyr
Watch
1
0
Fork
You've already forked zephyr
 0
Code Releases Activity
29,573 commits 168 branches 225 tags 804 MiB
Commit graph

29,573 commits

This branch
This branch
All branches
Author SHA1 Message Date
Anas Nashif
c7cd5d260a tests: sleep: rename test directory 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
5a0842d5d2 tests: put tickless tests together 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
ffa850d86f tests: workq_api: rename test directory 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
c31a11c591 tests: work_queue: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
520d3c0fbf tests: workq_api: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
f268b6acf2 tests: mem_heap: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
27f32b9d56 tests: mem_pool_threadsafe: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
b787eff65b tests: mem_pool_api: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
16cfaac754 tests: mem_pool: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
26c7ac1f4f tests: mslab_threadsafe: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
a9da45a200 tests: mslab_concept: fix code style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
d744a2709e tests: mslab_api: fix style 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
9541ebc7a3 tests: rename test directory for mem_pool 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
c51e80e3b7 tests: rename test directory for mem_slab 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
1803009eb5 tests: rename test directory for fifo 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
a9fe253422 tests: rename test directory for lifo 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
a6292a1615 tests: rename test directory for alert 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-19 09:01:14 -04:00
Anas Nashif
397d29db42 linker: move all linker headers to include/linker 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-18 09:24:04 -05:00
Anas Nashif
be366b7ba6 drivers: remove unused headers for nsim serial 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-18 09:24:04 -05:00
David B. Kinder
ddbf1255a9 test: fix misspellings 
Signed-off-by: David B. Kinder <david.b.kinder@intel.com>
 2017-06-17 22:34:45 -04:00
Anas Nashif
2d970a2cbd tests: rename test directory test_bluetooth -> bluetooth 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
ea1addbb3c tests: rename test directory test_loop_transfer -> loop_transfer 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
fcb1d175e6 tests: rename test directory test_chan_blen_transfer 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
2d1ac45f01 tests: rename test directory test_sha256 -> sha256 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
0772abff24 tests: rename test directory test_mbedtls -> mbedtls 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
38fca5cb5d tests: rename test directory test_hmac_prng -> hmac_prng 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
abaa5cb42f tests: rename test directory test_hmac -> hmac 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
4ce66b728f tests: rename test directory test_ecc_dh -> ecc_dh 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
dfe3195db8 tests: rename test directory test_ecc_dsa -> ecc_dsa 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
d8dfdceb65 tests: rename test directory test_ctr_prng -> ctr_prng 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
3c3aac9e44 tests: rename test directory test_ctr_mode -> ctr_mode 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
e10e013082 tests: rename test directory test_cmac_mode -> cmac_mode 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
99b8dc0534 tests: rename test directory test_ccm_mode -> ccm_mode 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
2d1a4a1284 tests: rename test directory test_cbc_mode -> cbc_mode 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
f18ef22824 tests: rename test directory test_aes -> aes 
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 10:34:24 -04:00
Anas Nashif
d5add81561 sam4x: report correct number of IRQ priority bits 
The Sam4x HAL defines __NVIC_PRIO_BITS to 4.  Fixes an issue where
interrupt priorities and masking were not being done correctly.

Issue: ZEP-2243
Signed-off-by: Anas Nashif <anas.nashif@intel.com>
 2017-06-17 08:07:52 -04:00
David B. Kinder
fffb5d9c90 eoc: move non-board docs from boards TOC list 
A couple of docs were created in previous PRs with board support
information common to a few boards.  Move these to a new section
for "Board Support Tools".  (I debated about hiding them completely
but decided it would still be useful to have these tool docs appear
in the table of contents, just not embedded with the supported boards
docs.)

Moved these board tools docs over to the doc/ folder and out of
boards/ and removed these pages from the navigation index.

JIRA: ZEP-2285

Signed-off-by: David B. Kinder <david.b.kinder@intel.com>
 2017-06-17 07:07:28 -04:00
David B. Kinder
a53957fdf8 doc: update release-notes index page 
Add general release information to the release-notes index page
(currently just a set of links to the release-specific pages).

Signed-off-by: David B. Kinder <david.b.kinder@intel.com>
 2017-06-16 21:01:00 -04:00
David B. Kinder
29963c30d1 scripts: sanitycheck: more spelliing fixes 
PR #515 got merged before I could submit some additional spelling
fixes.

Signed-off-by: David B. Kinder <david.b.kinder@intel.com>
 2017-06-16 17:15:57 -04:00
Geoffrey Le Gourriérec
1975ce4f7c samples: gpio: Add support for SensorTag board. 
Add extra #defines in samples/drivers/gpio to test
TI SensorTag board.

Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
 2017-06-16 16:18:12 -04:00
Geoffrey Le Gourriérec
e8a766830f cc2650: Add pinmux driver. 
Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
 2017-06-16 16:18:12 -04:00
Geoffrey Le Gourriérec
0a89e00080 cc2650: Add GPIO driver. 
Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
 2017-06-16 16:18:12 -04:00
Geoffrey Le Gourriérec
0abeba8b1a sensortag: Add TI's SensorTag board. 
Add support for TI's SensorTag board, which uses a CC2650 SoC.

Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
 2017-06-16 16:18:12 -04:00
Geoffrey Le Gourriérec
fdf1785775 arm: Add support for TI's CC2650 SoC. 
Add support in arch/arm/soc/ti_simplelink, along with support
for CC32xx SoC.

Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
 2017-06-16 16:18:12 -04:00
Geoffrey Le Gourriérec
4c24b1d857 uart: Use DTS labels for Stellaris driver. 
Update driver to use DTS-generated #defines for port names,
and not obsolete Kconfig variables.

Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
 2017-06-16 16:18:12 -04:00
Michel Jaouen
e9153979f0 flash: stm32: distinguish read/write for flash range valid 
L4 write access requires 64 bits alignment
while L4 read access does not require any alignment.
To support specific check according to read/write,erase
a parameter is added to stm32_valid_range.

Signed-off-by: Michel Jaouen <michel.jaouen@st.com>
 2017-06-16 16:18:12 -04:00
Michel Jaouen
8ba73a79b3 flash: stm32: fix for l4 writing wrong data 
L4 have 64 bits write access.
The cast to 64 bits data address in write_dword
requires 3 right shifts on i (byte index) else the
data taken are wrong for i different from 0

Signed-off-by: Michel Jaouen <michel.jaouen@st.com>
 2017-06-16 16:18:12 -04:00
Geoffrey Le Gourriérec
6341258ef5 drivers: serial: uart_stellaris: Remove UART_IRQ_FLAGS 
We always have UART_IRQ_FLAGS set to 0, so just call IRQ_CONNECT with a
0 argument for the flags, and remove the UART_IRQ_FLAGS.  This is
towards support for using the driver on the TI CC2650.  (we add a
comment about that as well).

Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
 2017-06-16 16:18:12 -04:00
Geoffrey Le Gourriérec
4ecab603d3 arm: Modify linker script to accomodate need for flash footer. 
The porting of the TI CC2650 SoC introduces the need to
write a specific configuration area (CCFG) at the end of the
flash. It is read by the bootloader ROM of the SoC.

For now, this is a quick hack and not a generic solution;
similar needs may arise with other hardware.

Signed-off-by: Geoffrey Le Gourriérec <geoffrey.legourrierec@smile.fr>
 2017-06-16 16:18:12 -04:00
Piotr Mienkowski
c1c1ce3cbb arch: same70: Fix ERASE pin configuration 
Correct code that allows to disable ERASE pin functionality
during boot.

Signed-off-by: Piotr Mienkowski <piotr.mienkowski@gmail.com>
 2017-06-16 16:18:12 -04:00