This introduces new APIs for memory management hardware which are not traditionally associated with an architecture (e.g. MMU on ARM and x86) and thus not implemented in architecture code. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
