x86: intel64: set the WP bit for paging
Otherwise, supervisor mode can write to read-only areas, failing tests that check this. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
This commit is contained in:
parent
4d4fb8e301
commit
fdd3ba896a
1 changed files with 1 additions and 1 deletions
|
@ -118,7 +118,7 @@ go64: movl %cr4, %eax /* enable PAE and SSE */
|
|||
wrmsr
|
||||
|
||||
movl %cr0, %eax /* enable paging */
|
||||
orl $CR0_PG, %eax
|
||||
orl $(CR0_PG | CR0_WP), %eax
|
||||
movl %eax, %cr0
|
||||
|
||||
jmpl $X86_KERNEL_CS, $1f
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue