dts: arm: adi: Add MAX32657 DMA instances and binding file
Add DMA0 and DMA1 nodes to MAX32657 dtsi file and add binding file for DMA slots. Signed-off-by: Furkan Akkiz <hasanfurkan.akkiz@analog.com>
This commit is contained in:
parent
f7d315cf49
commit
e5fb161de4
4 changed files with 48 additions and 0 deletions
|
@ -36,6 +36,16 @@
|
|||
erase-block-size = <8192>;
|
||||
};
|
||||
};
|
||||
|
||||
dma1: dma@35000 {
|
||||
compatible = "adi,max32-dma";
|
||||
reg = <0x35000 0x1000>;
|
||||
clocks = <&gcr ADI_MAX32_CLOCK_BUS1 21>;
|
||||
interrupts = <20 0>, <21 0>, <22 0>, <23 0>;
|
||||
dma-channels = <4>;
|
||||
status = "disabled";
|
||||
#dma-cells = <2>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
@ -6,6 +6,7 @@
|
|||
|
||||
#include <arm/armv8-m.dtsi>
|
||||
#include <mem.h>
|
||||
#include <zephyr/dt-bindings/dma/max32657_dma.h>
|
||||
#include <freq.h>
|
||||
|
||||
/ {
|
||||
|
|
|
@ -20,6 +20,16 @@
|
|||
pinctrl: pin-controller@8000 {
|
||||
ranges = <0x8000 0x40008000 0x1000>;
|
||||
};
|
||||
|
||||
dma0: dma@28000 {
|
||||
compatible = "adi,max32-dma";
|
||||
reg = <0x28000 0x1000>;
|
||||
clocks = <&gcr ADI_MAX32_CLOCK_BUS0 5>;
|
||||
interrupts = <16 0>, <17 0>, <18 0>, <19 0>;
|
||||
dma-channels = <4>;
|
||||
status = "disabled";
|
||||
#dma-cells = <2>;
|
||||
};
|
||||
};
|
||||
|
||||
flc0: flash_controller@50029000 {
|
||||
|
|
27
include/zephyr/dt-bindings/dma/max32657_dma.h
Normal file
27
include/zephyr/dt-bindings/dma/max32657_dma.h
Normal file
|
@ -0,0 +1,27 @@
|
|||
/*
|
||||
* Copyright (c) 2024 Analog Devices, Inc.
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
||||
#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_DMA_MAX32657_DMA_H_
|
||||
#define ZEPHYR_INCLUDE_DT_BINDINGS_DMA_MAX32657_DMA_H_
|
||||
|
||||
#define MAX32_DMA_SLOT_MEMTOMEM 0x00U
|
||||
#define MAX32_DMA_SLOT_SPI_RX 0x01U
|
||||
#define MAX32_DMA_SLOT_UART_RX 0x04U
|
||||
#define MAX32_DMA_SLOT_I2C_CONTROLLER_RX 0x07U
|
||||
#define MAX32_DMA_SLOT_I3C_CONTROLLER_RX 0x07U
|
||||
#define MAX32_DMA_SLOT_I2C_TARGET_RX 0x08U
|
||||
#define MAX32_DMA_SLOT_I3C_TARGET_RX 0x08U
|
||||
#define MAX32_DMA_SLOT_AES_RX 0x10U
|
||||
#define MAX32_DMA_SLOT_SPI_TX 0x21U
|
||||
#define MAX32_DMA_SLOT_UART_TX 0x24U
|
||||
#define MAX32_DMA_SLOT_I2C_CONTROLLER_TX 0x27U
|
||||
#define MAX32_DMA_SLOT_I3C_CONTROLLER_TX 0x27U
|
||||
#define MAX32_DMA_SLOT_I2C_TARGET_TX 0x28U
|
||||
#define MAX32_DMA_SLOT_I3C_TARGET_TX 0x28U
|
||||
#define MAX32_DMA_SLOT_CRC 0x2CU
|
||||
#define MAX32_DMA_SLOT_AES_TX 0x30U
|
||||
|
||||
#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_DMA_MAX32657_DMA_H_ */
|
Loading…
Add table
Add a link
Reference in a new issue