michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: dai: ssp: fix power-up flow for Intel cAVS platforms

Browse source 
A recent commit broke the power-up sequences for other Intel
platforms.

Fixes: 1e5550d262 ("intel_adsp: ace20_lnl: ssp: Program new HW registers")
Signed-off-by: Kai Vehmanen <kai.vehmanen@linux.intel.com>
This commit is contained in:
Kai Vehmanen 2023-04-21 16:42:26 +03:00 • committed by Anas Nashif
commit e59e65dc75
1 changed files with 5 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

8
drivers/dai/intel/ssp/ssp.h
View file

@ -218,16 +218,18 @@
#define I2SLCTL_OFFSET 0x04
#ifdef CONFIG_SOC_INTEL_ACE15_MTPM
#if defined(CONFIG_SOC_INTEL_ACE15_MTPM) || defined(CONFIG_SOC_SERIES_INTEL_ADSP_CAVS)
#define I2SLCTL_SPA(x) BIT(0 + x)
#define I2SLCTL_CPA(x) BIT(8 + x)
#else /* CONFIG_SOC_INTEL_ACE20_LNL */
#elif defined(CONFIG_SOC_INTEL_ACE20_LNL)
#define I2SLCTL_OFLEN BIT(4)
#define I2SLCTL_SPA(x) BIT(16 + x)
#define I2SLCTL_CPA(x) BIT(23 + x)
#define PCMS0CM_OFFSET 0x16
#define PCMS1CM_OFFSET 0x1A
#endif /* CONFIG_SOC_INTEL_ACE15_MTPM */
#else
#error "Missing ssp definitions"
#endif
#define I2CLCTL_MLCS(x) DAI_INTEL_SSP_SET_BITS(30, 27, x)
#define SHIM_CLKCTL 0x78