boards: arm: bt6x0: Update clock error
The 32KHz crystal used is a tuning fork crystal which can have a larger clock drift over temperature than an AT cut crystal, therefore the LFXO clock source error rate needs updating to account for this possible drift over temperature. Signed-off-by: Jamie McCrae <jamie.mccrae@lairdconnect.com>
This commit is contained in:
parent
adedf635a0
commit
e09b700df0
1 changed files with 8 additions and 8 deletions
|
@ -7,23 +7,23 @@ CONFIG_BOARD_BT6X0=y
|
|||
# Enable MPU
|
||||
CONFIG_ARM_MPU=y
|
||||
|
||||
# enable GPIO
|
||||
# Enable GPIO
|
||||
CONFIG_GPIO=y
|
||||
CONFIG_NFCT_PINS_AS_GPIOS=y
|
||||
|
||||
# enable uart driver
|
||||
# Enable uart driver
|
||||
CONFIG_SERIAL=y
|
||||
|
||||
# enable console
|
||||
# Enable console
|
||||
CONFIG_CONSOLE=y
|
||||
CONFIG_UART_CONSOLE=y
|
||||
|
||||
# additional board options
|
||||
# Additional board options
|
||||
CONFIG_GPIO_AS_PINRESET=y
|
||||
|
||||
# 32kHz clock source
|
||||
CONFIG_CLOCK_CONTROL_NRF_K32SRC_XTAL=y
|
||||
CONFIG_CLOCK_CONTROL_NRF_K32SRC_20PPM=y
|
||||
|
||||
# Enable hardware stack protection
|
||||
CONFIG_HW_STACK_PROTECTION=y
|
||||
|
||||
# 32KHz clock source
|
||||
CONFIG_CLOCK_CONTROL_NRF_K32SRC_XTAL=y
|
||||
CONFIG_CLOCK_CONTROL_NRF_K32SRC_150PPM=y
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue