michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: arm: bt510: Update clock error

Browse source 
The 32KHz crystal used is a tuning fork crystal which can have a larger
clock drift over temperature than an AT cut crystal, therefore the LFXO
clock source error rate needs updating to account for this possible
drift over temperature.

Signed-off-by: Jamie McCrae <jamie.mccrae@lairdconnect.com>
This commit is contained in:
Jamie McCrae 2021-08-06 09:49:13 +01:00 • committed by Kumar Gala
commit adedf635a0
1 changed files with 8 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

16
boards/arm/bt510/bt510_defconfig
View file

@ -10,13 +10,13 @@ CONFIG_ARM_MPU=y
# Enable RTT
CONFIG_USE_SEGGER_RTT=y
# enable GPIO
# Enable GPIO
CONFIG_GPIO=y
# enable uart driver
# Enable uart driver
CONFIG_SERIAL=y
# enable accelerometer & temperature sensor
# Enable accelerometer & temperature sensor
CONFIG_I2C=y
CONFIG_SENSOR=y
CONFIG_LIS2DH=y
@ -24,17 +24,17 @@ CONFIG_LIS2DH_TRIGGER_GLOBAL_THREAD=y
CONFIG_LIS2DH_OPER_MODE_LOW_POWER=y
CONFIG_SI7055=y
# enable magnetoresistive driver
# Enable magnetoresistive driver
CONFIG_SM351LT=y
# enable console
# Enable console
CONFIG_CONSOLE=y
CONFIG_UART_CONSOLE=y
CONFIG_RTT_CONSOLE=y
# additional board options
# Additional board options
CONFIG_GPIO_AS_PINRESET=y
# 32kHz clock source
# 32KHz clock source
CONFIG_CLOCK_CONTROL_NRF_K32SRC_XTAL=y
CONFIG_CLOCK_CONTROL_NRF_K32SRC_20PPM=y
CONFIG_CLOCK_CONTROL_NRF_K32SRC_150PPM=y