Microchip: XEC RTOS timer: Add MEC172x support to driver
Update Microchip XEC RTOS timer driver adding MEC172x support and using more device tree properities in the driver. We must also update the XEC counter driver to use the new GIRQ DT properties. Add new properties to RTOS timer and RTC timer YAML. These two timers are linked due to option using a high speed timer for kernel busy wait. Add Kconfig logic for XEC RTOS timer to MEC172x SoC. Enable the Microchip XEC RTOS timer in the MEC172x evaluation board. Add device tree nodes for most peripeherals. Signed-off-by: Scott Worley <scott.worley@microchip.com>
This commit is contained in:
parent
1b27804ba3
commit
dd1a9559be
12 changed files with 237 additions and 79 deletions
|
@ -27,12 +27,28 @@ properties:
|
|||
required: true
|
||||
description: Maximum counter value the instance can handle
|
||||
|
||||
girq:
|
||||
type: int
|
||||
girqs:
|
||||
type: array
|
||||
required: true
|
||||
description: GIRQ for this device
|
||||
description: Array of GIRQ numbers [8:26] and bit positions [0:31].
|
||||
|
||||
girq-bit:
|
||||
type: int
|
||||
pcrs:
|
||||
type: array
|
||||
required: true
|
||||
description: Bit position in GIRQ for this device
|
||||
description: PCR sleep enable register index and bit position.
|
||||
|
||||
"girqs-cells":
|
||||
type: int
|
||||
const: 2
|
||||
|
||||
"#pcrs-cells":
|
||||
type: int
|
||||
const: 2
|
||||
|
||||
girqs-cells:
|
||||
- girq_num
|
||||
- bitpos
|
||||
|
||||
pcrs-cells:
|
||||
- reg_index
|
||||
- bitpos
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue