michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards; cc2650_sensortag: Get building with sanitycheck

Browse source 
Board port was done before the yaml transition, so was missing a
cc2650_sensortag.yaml.  As such when we build all the test we get a few
build errors that we also fixed up.

Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
This commit is contained in:
Kumar Gala 2017-06-23 14:17:11 -05:00 • committed by Kumar Gala
commit d426d122f1
2 changed files with 12 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
arch/arm/soc/ti_simplelink/cc2650/soc.c
View file

@ -66,9 +66,11 @@ ti_ccfg[CCFG_SIZE / sizeof(u32_t)] = {
static const u32_t clkloadctl =
REG_ADDR(TI_CC2650_PRCM_40082000_BASE_ADDRESS,
CC2650_PRCM_CLKLOADCTL);
#ifdef CONFIG_CC2650_TRNG_RANDOM_GENERATOR
static const u32_t secdmaclkgr =
REG_ADDR(TI_CC2650_PRCM_40082000_BASE_ADDRESS,
CC2650_PRCM_SECDMACLKGR);
#endif
static const u32_t gpioclkgr =
REG_ADDR(TI_CC2650_PRCM_40082000_BASE_ADDRESS,
CC2650_PRCM_GPIOCLKGR);
@ -78,9 +80,11 @@ static const u32_t pdctl0 =
static const u32_t pdstat0 =
REG_ADDR(TI_CC2650_PRCM_40082000_BASE_ADDRESS,
CC2650_PRCM_PDSTAT0);
#ifdef CONFIG_SERIAL
static const u32_t uartclkgr =
REG_ADDR(TI_CC2650_PRCM_40082000_BASE_ADDRESS,
CC2650_PRCM_UARTCLKGR);
#endif
/* Setup power and clock for needed hardware modules. */
static void setup_modules_prcm(void)