dts: esp32s3: add cache node to common dtsi

Create the cache memory node instead of hardcoding addresses.

Signed-off-by: Marek Matej <marek.matej@espressif.com>
This commit is contained in:
Marek Matej 2025-02-10 14:52:45 +01:00 committed by Benjamin Cabé
commit c9849c1d24

View file

@ -86,6 +86,18 @@
compatible = "simple-bus";
ranges;
icache0: memory@42000000 {
compatible = "zephyr,memory-region";
reg = <0x42000000 DT_SIZE_M(32)>;
zephyr,memory-region = "ICACHE";
};
dcache0: memory@3c000000 {
compatible = "zephyr,memory-region";
reg = <0x3c000000 DT_SIZE_M(32)>;
zephyr,memory-region = "DCACHE";
};
sram0: memory@40370000 {
compatible = "zephyr,memory-region", "mmio-sram";
reg = <0x40370000 DT_SIZE_K(32)>;