soc: boards: Reserve space for the imx boot header at the soc level
Moves the default TEXT_SECTION_OFFSET from the board level to the soc level for the imx rt series. This offset is used to reserve space for the imx boot header for external xip flash images. Signed-off-by: Maureen Helm <maureen.helm@nxp.com>
This commit is contained in:
parent
8e3004953d
commit
b5551d0690
4 changed files with 3 additions and 24 deletions
|
@ -27,12 +27,4 @@ config UART_MCUX_LPUART_1
|
|||
|
||||
endif # UART_MCUX_LPUART
|
||||
|
||||
if CODE_QSPI
|
||||
|
||||
# Reserve space for the IVT
|
||||
config TEXT_SECTION_OFFSET
|
||||
default 0x2000
|
||||
|
||||
endif
|
||||
|
||||
endif # BOARD_MIMXRT1020_EVK
|
||||
|
|
|
@ -46,14 +46,6 @@ config UART_MCUX_LPUART_3
|
|||
|
||||
endif # UART_MCUX_LPUART
|
||||
|
||||
if CODE_HYPERFLASH || CODE_QSPI
|
||||
|
||||
# Reserve space for the IVT
|
||||
config TEXT_SECTION_OFFSET
|
||||
default 0x2000
|
||||
|
||||
endif
|
||||
|
||||
if NETWORKING
|
||||
|
||||
config NET_L2_ETHERNET
|
||||
|
|
|
@ -28,12 +28,4 @@ config UART_MCUX_LPUART_1
|
|||
|
||||
endif # UART_MCUX_LPUART
|
||||
|
||||
if CODE_HYPERFLASH || CODE_QSPI
|
||||
|
||||
# Reserve space for the IVT
|
||||
config TEXT_SECTION_OFFSET
|
||||
default 0x2000
|
||||
|
||||
endif
|
||||
|
||||
endif # BOARD_MIMXRT1060_EVK || BOARD_MIMXRT1060_EVK_HYPERFLASH
|
||||
|
|
|
@ -15,6 +15,9 @@ config NUM_IRQS
|
|||
# must be >= the highest interrupt number used
|
||||
default 160
|
||||
|
||||
config TEXT_SECTION_OFFSET
|
||||
default 0x2000 if BOOT_FLEXSPI_NOR || BOOT_SEMC_NOR
|
||||
|
||||
source "soc/arm/nxp_imx/rt/Kconfig.defconfig.mimxrt*"
|
||||
|
||||
endif # SOC_SERIES_IMX_RT
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue