michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers/i2c: stm32: get clock bits/bus from dts files

Browse source 
Get STM32 I2C clocks bus and bits information from
device tree files.

Fixes #10435

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2018-11-06 15:06:15 +01:00 • committed by Anas Nashif
commit 9df3a1f67f
8 changed files with 48 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

8
soc/arm/st_stm32/stm32l4/dts_fixup.h
View file

@ -45,6 +45,8 @@
#define CONFIG_I2C_1_EVENT_IRQ ST_STM32_I2C_V2_40005400_IRQ_EVENT
#define CONFIG_I2C_1_ERROR_IRQ ST_STM32_I2C_V2_40005400_IRQ_ERROR
#define CONFIG_I2C_1_BITRATE ST_STM32_I2C_V2_40005400_CLOCK_FREQUENCY
#define CONFIG_I2C_1_CLOCK_BITS ST_STM32_I2C_V2_40005400_CLOCK_BITS
#define CONFIG_I2C_1_CLOCK_BUS ST_STM32_I2C_V2_40005400_CLOCK_BUS
#define CONFIG_I2C_2_BASE_ADDRESS ST_STM32_I2C_V2_40005800_BASE_ADDRESS
#define CONFIG_I2C_2_EVENT_IRQ_PRI ST_STM32_I2C_V2_40005800_IRQ_EVENT_PRIORITY
@ -53,6 +55,8 @@
#define CONFIG_I2C_2_EVENT_IRQ ST_STM32_I2C_V2_40005800_IRQ_EVENT
#define CONFIG_I2C_2_ERROR_IRQ ST_STM32_I2C_V2_40005800_IRQ_ERROR
#define CONFIG_I2C_2_BITRATE ST_STM32_I2C_V2_40005800_CLOCK_FREQUENCY
#define CONFIG_I2C_2_CLOCK_BITS ST_STM32_I2C_V2_40005800_CLOCK_BITS
#define CONFIG_I2C_2_CLOCK_BUS ST_STM32_I2C_V2_40005800_CLOCK_BUS
#define CONFIG_I2C_3_BASE_ADDRESS ST_STM32_I2C_V2_40005C00_BASE_ADDRESS
#define CONFIG_I2C_3_EVENT_IRQ_PRI ST_STM32_I2C_V2_40005C00_IRQ_EVENT_PRIORITY
@ -61,6 +65,8 @@
#define CONFIG_I2C_3_EVENT_IRQ ST_STM32_I2C_V2_40005C00_IRQ_EVENT
#define CONFIG_I2C_3_ERROR_IRQ ST_STM32_I2C_V2_40005C00_IRQ_ERROR
#define CONFIG_I2C_3_BITRATE ST_STM32_I2C_V2_40005C00_CLOCK_FREQUENCY
#define CONFIG_I2C_3_CLOCK_BITS ST_STM32_I2C_V2_40005C00_CLOCK_BITS
#define CONFIG_I2C_3_CLOCK_BUS ST_STM32_I2C_V2_40005C00_CLOCK_BUS
#define CONFIG_I2C_4_BASE_ADDRESS ST_STM32_I2C_V2_40008400_BASE_ADDRESS
#define CONFIG_I2C_4_EVENT_IRQ_PRI ST_STM32_I2C_V2_40008400_IRQ_EVENT_PRIORITY
@ -69,6 +75,8 @@
#define CONFIG_I2C_4_EVENT_IRQ ST_STM32_I2C_V2_40008400_IRQ_EVENT
#define CONFIG_I2C_4_ERROR_IRQ ST_STM32_I2C_V2_40008400_IRQ_ERROR
#define CONFIG_I2C_4_BITRATE ST_STM32_I2C_V2_40008400_CLOCK_FREQUENCY
#define CONFIG_I2C_4_CLOCK_BITS ST_STM32_I2C_V2_40008400_CLOCK_BITS
#define CONFIG_I2C_4_CLOCK_BUS ST_STM32_I2C_V2_40008400_CLOCK_BUS
#define CONFIG_RTC_0_BASE_ADDRESS ST_STM32_RTC_40002800_BASE_ADDRESS
#define CONFIG_RTC_0_IRQ_PRI ST_STM32_RTC_40002800_IRQ_0_PRIORITY