michaelh/zephyr
1
0
Fork 0
Code Releases Activity

arch: riscv32: Kconfig: Remove redundant 'default n' properties

Browse source 
Bool symbols implicitly default to 'n'.

A 'default n' can make sense e.g. in a Kconfig.defconfig file, if you
want to override a 'default y' on the base definition of the symbol. It
isn't used like that on any of these symbols though.

Signed-off-by: Ulf Magnusson <Ulf.Magnusson@nordicsemi.no>
This commit is contained in:
Ulf Magnusson 2018-06-22 00:15:41 +02:00 • committed by Kumar Gala
commit 81d61601a8
2 changed files with 0 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
arch/riscv32/Kconfig
View file

@ -25,20 +25,17 @@ menu "RISCV32 Processor Options"
config INCLUDE_RESET_VECTOR config INCLUDE_RESET_VECTOR
bool "Include Reset vector" bool "Include Reset vector"
default n
help help
Include the reset vector stub that inits CPU and then jumps to __start Include the reset vector stub that inits CPU and then jumps to __start
config RISCV_SOC_CONTEXT_SAVE config RISCV_SOC_CONTEXT_SAVE
bool "Enable SOC-based context saving in IRQ handler" bool "Enable SOC-based context saving in IRQ handler"
default n
help help
Enable SOC-based context saving, for SOCS which require saving of Enable SOC-based context saving, for SOCS which require saving of
extra registers when entering an interrupt/exception extra registers when entering an interrupt/exception
config RISCV_SOC_INTERRUPT_INIT config RISCV_SOC_INTERRUPT_INIT
bool "Enable SOC-based interrupt initialization" bool "Enable SOC-based interrupt initialization"
default n
help help
Enable SOC-based interrupt initialization Enable SOC-based interrupt initialization
(call soc_interrupt_init, within _IntLibInit when enabled) (call soc_interrupt_init, within _IntLibInit when enabled)
@ -53,7 +50,6 @@ config RISCV_GENERIC_TOOLCHAIN
config RISCV_HAS_CPU_IDLE config RISCV_HAS_CPU_IDLE
bool "Does SOC has CPU IDLE instruction" bool "Does SOC has CPU IDLE instruction"
default n
help help
Does SOC has CPU IDLE instruction Does SOC has CPU IDLE instruction

2
arch/riscv32/soc/riscv-privilege/Kconfig
View file

@ -9,7 +9,6 @@
config SOC_FAMILY_RISCV_PRIVILEGE config SOC_FAMILY_RISCV_PRIVILEGE
bool bool
# omit prompt to signify a "hidden" option # omit prompt to signify a "hidden" option
default n
config SOC_FAMILY config SOC_FAMILY
string string
@ -18,7 +17,6 @@ config SOC_FAMILY
config RISCV_HAS_PLIC config RISCV_HAS_PLIC
bool "Does the SOC provide support for a Platform Level Interrupt Controller" bool "Does the SOC provide support for a Platform Level Interrupt Controller"
default n
depends on SOC_FAMILY_RISCV_PRIVILEGE depends on SOC_FAMILY_RISCV_PRIVILEGE
help help
Does the SOC provide support for a Platform Level Interrupt Controller Does the SOC provide support for a Platform Level Interrupt Controller