boards: s32z2xxdc2: add support for adc
Add devicetree of adc instances for s32z270. Signed-off-by: Ha Duong Quang <ha.duongquang@nxp.com>
This commit is contained in:
parent
476c028330
commit
77968d4dd8
9 changed files with 59 additions and 4 deletions
|
@ -55,6 +55,8 @@ The boards support the following hardware features:
|
|||
+-----------+------------+-------------------------------------+
|
||||
| FLEXCAN | on-chip | can |
|
||||
+-----------+------------+-------------------------------------+
|
||||
| SAR_ADC | on-chip | adc |
|
||||
+-----------+------------+-------------------------------------+
|
||||
|
||||
Other hardware features are not currently supported by the port.
|
||||
|
||||
|
@ -150,6 +152,15 @@ FlexCAN
|
|||
|
||||
FlexCAN supports CAN Classic (CAN 2.0) and CAN FD modes.
|
||||
|
||||
ADC
|
||||
===
|
||||
|
||||
ADC is provided through ADC SAR controller with 2 instances. Each ADC SAR instance has
|
||||
12-bit resolution. ADC channels are divided into 2 groups (precision and internal/standard).
|
||||
|
||||
.. note::
|
||||
All channels of an instance only run on 1 group channel at the same time.
|
||||
|
||||
Programming and Debugging
|
||||
*************************
|
||||
|
||||
|
|
|
@ -50,3 +50,11 @@
|
|||
pinctrl-0 = <&flexcan1_default>;
|
||||
pinctrl-names = "default";
|
||||
};
|
||||
|
||||
&sar_adc0 {
|
||||
vref-mv = <1800>;
|
||||
};
|
||||
|
||||
&sar_adc1 {
|
||||
vref-mv = <1800>;
|
||||
};
|
||||
|
|
|
@ -16,4 +16,5 @@ supported:
|
|||
- can
|
||||
- spi
|
||||
- counter
|
||||
- adc
|
||||
vendor: nxp
|
||||
|
|
|
@ -16,4 +16,5 @@ supported:
|
|||
- can
|
||||
- spi
|
||||
- counter
|
||||
- adc
|
||||
vendor: nxp
|
||||
|
|
|
@ -16,4 +16,5 @@ supported:
|
|||
- can
|
||||
- spi
|
||||
- counter
|
||||
- adc
|
||||
vendor: nxp
|
||||
|
|
|
@ -16,4 +16,5 @@ supported:
|
|||
- can
|
||||
- spi
|
||||
- counter
|
||||
- adc
|
||||
vendor: nxp
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue