board: nucleo_h723zg: Convert to dts based clock configuration
Configure board clocks using device tree. Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
parent
d0644ceff0
commit
735af94a1f
2 changed files with 28 additions and 34 deletions
|
@ -62,6 +62,33 @@
|
|||
};
|
||||
};
|
||||
|
||||
&clk_hse {
|
||||
hse-bypass;
|
||||
clock-frequency = <DT_FREQ_M(8)>; /* STLink 8MHz clock */
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&pll {
|
||||
div-m = <4>;
|
||||
mul-n = <275>;
|
||||
div-p = <1>;
|
||||
div-q = <4>;
|
||||
div-r = <2>;
|
||||
clocks = <&clk_hse>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&rcc {
|
||||
clocks = <&pll>;
|
||||
clock-frequency = <DT_FREQ_M(550)>;
|
||||
d1cpre = <1>;
|
||||
hpre = <2>; /* HCLK: 275 MHz */
|
||||
d1ppre = <2>; /* APB1: 137.5 MHz */
|
||||
d2ppre1 = <2>; /* APB2: 137.5 MHz */
|
||||
d2ppre2 = <2>; /* APB3: 137.5 MHz */
|
||||
d3ppre = <2>; /* APB4: 137.5 MHz */
|
||||
};
|
||||
|
||||
&usart3 {
|
||||
pinctrl-0 = <&usart3_tx_pd8 &usart3_rx_pd9>;
|
||||
current-speed = <115200>;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue