mec150x: clk ctrl: fix clock trim register update
Program the right trim control register for mec150x. This fixes uart debug console output issue. Signed-off-by: Jay Vasanth <jay.vasanth@microchip.com>
This commit is contained in:
parent
54031d2b62
commit
6bd7f781a3
1 changed files with 3 additions and 1 deletions
|
@ -131,6 +131,8 @@ struct vbatr_hw_regs {
|
|||
volatile uint32_t CLK32_SRC;
|
||||
uint32_t RSVD2[2];
|
||||
volatile uint32_t CLK32_TRIM;
|
||||
uint32_t RSVD3[1];
|
||||
volatile uint32_t CLK32_TRIM_CTRL;
|
||||
};
|
||||
|
||||
/* MEC152x VBAT CLK32_SRC register defines */
|
||||
|
@ -279,7 +281,7 @@ static int soc_clk32_init(const struct device *dev,
|
|||
|
||||
if (MCHP_DEVICE_ID() == XEC_CC15_GCFG_DID_DEV_ID_MEC150x) {
|
||||
if (MCHP_REVISION_ID() == MCHP_GCFG_REV_B0) {
|
||||
vbr->CLK32_TRIM = XEC_CC15_TRIM_ENABLE_INT_OSCILLATOR;
|
||||
vbr->CLK32_TRIM_CTRL = XEC_CC15_TRIM_ENABLE_INT_OSCILLATOR;
|
||||
}
|
||||
}
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue