michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: nucleo_f030r8: Use dts for clocks configuration

Browse source 
Convert board to use of device tree for clocks configuration.

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
This commit is contained in:
Alexandre Bourdiol 2021-04-29 14:56:01 +02:00 • committed by Anas Nashif
commit 5f2c9b463b
2 changed files with 21 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

20
boards/arm/nucleo_f030r8/nucleo_f030r8.dts
View file

@ -42,6 +42,26 @@
}; };
}; };
&clk_hse {
hse-bypass;
clock-frequency = <DT_FREQ_M(8)>; /* STLink 8MHz clock */
status = "okay";
};
&pll {
prediv = <1>;
mul = <6>;
clocks = <&clk_hse>;
status = "okay";
};
&rcc {
clocks = <&pll>;
clock-frequency = <DT_FREQ_M(48)>;
ahb-prescaler = <1>;
apb1-prescaler = <1>;
};
/* Due to limited available memory, don't enable gpiod and gpiof */ /* Due to limited available memory, don't enable gpiod and gpiof */
/* (Test cases fail due to 'SRAM' region overflow) */ /* (Test cases fail due to 'SRAM' region overflow) */
&gpiod {status = "disabled";}; &gpiod {status = "disabled";};

19
boards/arm/nucleo_f030r8/nucleo_f030r8_defconfig
View file

@ -6,9 +6,6 @@ CONFIG_SOC_SERIES_STM32F0X=y
# Platform Configuration # Platform Configuration
CONFIG_SOC_STM32F030X8=y CONFIG_SOC_STM32F030X8=y
# General Kernel Options
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=48000000
# Kernel Options due to Low Memory (8k) # Kernel Options due to Low Memory (8k)
CONFIG_MAIN_STACK_SIZE=640 CONFIG_MAIN_STACK_SIZE=640
CONFIG_IDLE_STACK_SIZE=200 CONFIG_IDLE_STACK_SIZE=200
@ -29,19 +26,5 @@ CONFIG_PINMUX=y
# GPIO Controller # GPIO Controller
CONFIG_GPIO=y CONFIG_GPIO=y
# Clock configuration # Enable Clocks
CONFIG_CLOCK_CONTROL=y CONFIG_CLOCK_CONTROL=y
# SYSCLK selection
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
# HSE configuration
CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
# however, the board does not have an external oscillator, so just use
# the 8MHz clock signal coming from integrated STLink
CONFIG_CLOCK_STM32_HSE_BYPASS=y
# PLL configuration
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
# produce 48MHz clock at PLL output
CONFIG_CLOCK_STM32_PLL_PREDIV=1
CONFIG_CLOCK_STM32_PLL_MULTIPLIER=6
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
CONFIG_CLOCK_STM32_APB1_PRESCALER=1