soc: arm: microchip: mec172x: Fix eSPI flash operations
Correct eSPI flash macro so it not always results in zero, leading to eSPI flash read operation in all cases: Read, write, erase. Signed-off-by: Jose Alberto Meza <jose.a.meza.arellano@intel.com>
This commit is contained in:
parent
e0aaaea473
commit
5a3f528387
1 changed files with 2 additions and 1 deletions
|
@ -385,7 +385,8 @@
|
|||
#define MCHP_ESPI_FC_CTRL_ERS0 0x02u
|
||||
#define MCHP_ESPI_FC_CTRL_ERL0 0x03u
|
||||
#define MCHP_ESPI_FC_CTRL_FUNC(f) \
|
||||
((uint32_t)(f) & MCHP_ESPI_FC_CTRL_FUNC_MASK)
|
||||
SHLU32((uint32_t)(f), MCHP_ESPI_FC_CTRL_FUNC_POS) & \
|
||||
MCHP_ESPI_FC_CTRL_FUNC_MASK
|
||||
|
||||
#define MCHP_ESPI_FC_CTRL_TAG_POS 4u
|
||||
#define MCHP_ESPI_FC_CTRL_TAG_MASK0 0x0fu
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue