michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: rw: Switch main clock on PM2 to LPOSC

Browse source 
On RW, normal configuration has all clock generators gated in PM2.
Only the LPOSC is available for main clock source since it is a low
power clock.

Many of the peripherals on the chip are still "on" and do need a
main clock source in order to be effective as wakeup sources
to the chip as intended. So we should make this switch for PM2
specifically in order to achieve desired wakeup capabilities.

Signed-off-by: Declan Snyder <declan.snyder@nxp.com>
This commit is contained in:
Declan Snyder 2025-05-09 20:29:10 -05:00 • committed by Benjamin Cabé
commit 4598c18754
1 changed files with 11 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

11
soc/nxp/rw/power.c
View file

@ -5,6 +5,7 @@
*/
#include <zephyr/kernel.h>
#include <zephyr/pm/pm.h>
#include <fsl_clock.h>
#include <zephyr/init.h>
#include <zephyr/drivers/pinctrl.h>
#if CONFIG_GPIO && (DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(pin0)) || \
@ -177,7 +178,17 @@ __weak void pm_state_set(enum pm_state state, uint8_t substate_id)
__WFI();
break;
case PM_STATE_SUSPEND_TO_IDLE:
/* save old value of main clock mux and switch to lposc */
uint32_t main_sel_a = CLKCTL0->MAINCLKSELA;
uint32_t main_sel_b = CLKCTL0->MAINCLKSELB;
CLKCTL0->MAINCLKSELA = 2;
CLKCTL0->MAINCLKSELB = 0;
POWER_EnterPowerMode(POWER_MODE2, &slp_cfg);
/* restore previous main clock */
CLKCTL0->MAINCLKSELA = main_sel_a;
CLKCTL0->MAINCLKSELB = main_sel_b;
break;
case PM_STATE_STANDBY:
#ifdef CONFIG_MPU