michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: bindings: clock: Change the property names in the DTS

Browse source 
Rename the following properties in bindings and DTS:
-- freqs_mhz => freqs-mhz
-- cg_reg => cg-reg
-- pll_ctrl_reg => pll-ctrl-reg

Signed-off-by: James Roy <rruuaanng@outlook.com>
This commit is contained in:
James Roy 2025-02-06 20:00:17 +08:00 • committed by Benjamin Cabé
commit 36f6cafdb0
2 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

6
boards/mediatek/mt8195/mt8195_adsp.dts
View file

@ -34,9 +34,9 @@
cpuclk: cpuclk@10000000 { cpuclk: cpuclk@10000000 {
compatible = "mediatek,mt8195_cpuclk"; compatible = "mediatek,mt8195_cpuclk";
reg = <0x10000000 380>; reg = <0x10000000 380>;
cg_reg = <0x10720180>; cg-reg = <0x10720180>;
pll_ctrl_reg = <0x1000c7e0>; pll-ctrl-reg = <0x1000c7e0>;
freqs_mhz = <26 370 540 720>; freqs-mhz = <26 370 540 720>;
}; };
core_intc: core_intc@0 { core_intc: core_intc@0 {

6
dts/bindings/clock/mediatek,mt8195_cpuclk.yaml
View file

@ -4,13 +4,13 @@
description: MediaTek Audio DSP CPU Frequency Control description: MediaTek Audio DSP CPU Frequency Control
compatible: "mediatek,mt8195_cpuclk" compatible: "mediatek,mt8195_cpuclk"
properties: properties:
freqs_mhz: freqs-mhz:
type: array type: array
description: Available frequencies in ascending order description: Available frequencies in ascending order
required: true required: true
reg: reg:
type: array type: array
cg_reg: cg-reg:
type: int type: int
pll_ctrl_reg: pll-ctrl-reg:
type: int type: int