drivers: can: stm32fd: add clock source selection
Add support for selecting the CAN clock source. Change previously hardcoded value of PCLK1 to HSE. Fixes: #44985 Signed-off-by: Henrik Brix Andersen <hebad@vestas.com>
This commit is contained in:
parent
7a5116acb2
commit
322b436b30
2 changed files with 34 additions and 1 deletions
|
@ -29,6 +29,29 @@ config CAN_MAX_EXT_ID_FILTER
|
|||
Defines the maximum number of filters with extended ID (29-bit)
|
||||
that can be attached.
|
||||
|
||||
choice CAN_STM32FD_CLOCK_SOURCE
|
||||
prompt "CAN clock source"
|
||||
default CAN_STM32FD_CLOCK_SOURCE_HSE
|
||||
help
|
||||
CAN clock source selection.
|
||||
|
||||
config CAN_STM32FD_CLOCK_SOURCE_HSE
|
||||
bool "HSE"
|
||||
help
|
||||
HSE clock used as FDCAN clock source.
|
||||
|
||||
config CAN_STM32FD_CLOCK_SOURCE_PLL
|
||||
bool "PLL"
|
||||
help
|
||||
PLL "Q" clock used ad FDCAN clock source.
|
||||
|
||||
config CAN_STM32FD_CLOCK_SOURCE_PCLK1
|
||||
bool "PCLK1"
|
||||
help
|
||||
PCLK1 clock used ad FDCAN clock source.
|
||||
|
||||
endchoice
|
||||
|
||||
config CAN_STM32_CLOCK_DIVISOR
|
||||
int "CAN clock divisor"
|
||||
range 1 30
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue