arch: arm: cortex_m: Include TBLBASE in VTOR mask if present
In some Cortex-M3 implementations SCB_VTOR bit[29] is called the TBLBASE bit. This enables setting VTOR to an SRAM address for qemu_cortex_m3 Signed-off-by: Grant Ramsay <gramsay@enphaseenergy.com>
This commit is contained in:
parent
c007ac4577
commit
31b54e7cee
1 changed files with 8 additions and 1 deletions
|
@ -45,9 +45,16 @@ void *_vector_table_pointer;
|
||||||
|
|
||||||
#define VECTOR_ADDRESS ((uintptr_t)_vector_start)
|
#define VECTOR_ADDRESS ((uintptr_t)_vector_start)
|
||||||
|
|
||||||
|
/* In some Cortex-M3 implementations SCB_VTOR bit[29] is called the TBLBASE bit */
|
||||||
|
#ifdef SCB_VTOR_TBLBASE_Msk
|
||||||
|
#define VTOR_MASK (SCB_VTOR_TBLBASE_Msk | SCB_VTOR_TBLOFF_Msk)
|
||||||
|
#else
|
||||||
|
#define VTOR_MASK SCB_VTOR_TBLOFF_Msk
|
||||||
|
#endif
|
||||||
|
|
||||||
static inline void relocate_vector_table(void)
|
static inline void relocate_vector_table(void)
|
||||||
{
|
{
|
||||||
SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
|
SCB->VTOR = VECTOR_ADDRESS & VTOR_MASK;
|
||||||
barrier_dsync_fence_full();
|
barrier_dsync_fence_full();
|
||||||
barrier_isync_fence_full();
|
barrier_isync_fence_full();
|
||||||
}
|
}
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue