michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: nxp_enet: Re-add EXT RMII CLK config

Browse source 
This config was missed when converting from eth_mcux to nxp_enet driver,
re-add it and use new one instead of old one.

Signed-off-by: Declan Snyder <declan.snyder@nxp.com>
This commit is contained in:
Declan Snyder 2025-01-28 09:15:56 -06:00 • committed by Fabio Baltieri
commit 2ba6ba8494
6 changed files with 13 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

2
soc/nxp/imxrt/imxrt10xx/soc.c
View file

@ -227,7 +227,7 @@ __weak void clock_init(void)
#if DT_NODE_HAS_STATUS_OKAY(DT_NODELABEL(enet)) && CONFIG_NET_L2_ETHERNET
#if CONFIG_ETH_MCUX_RMII_EXT_CLK
#if CONFIG_ETH_NXP_ENET_RMII_EXT_CLK
/* Enable clock input for ENET1 */
IOMUXC_EnableMode(IOMUXC_GPR, kIOMUXC_GPR_ENET1TxClkOutputDir, false);
#else

4
soc/nxp/imxrt/imxrt11xx/soc.c
View file

@ -414,7 +414,7 @@ __weak void clock_init(void)
rootCfg.mux = kCLOCK_ENET1_ClockRoot_MuxSysPll1Div2;
rootCfg.div = 10;
CLOCK_SetRootClock(kCLOCK_Root_Enet1, &rootCfg);
#if CONFIG_ETH_MCUX_RMII_EXT_CLK
#if CONFIG_ETH_NXP_ENET_RMII_EXT_CLK
/* Set ENET_REF_CLK as an input driven by PHY */
IOMUXC_GPR->GPR4 &= ~IOMUXC_GPR_GPR4_ENET_REF_CLK_DIR(0x01U);
IOMUXC_GPR->GPR4 |= IOMUXC_GPR_GPR4_ENET_TX_CLK_SEL(0x1U);
@ -442,7 +442,7 @@ __weak void clock_init(void)
*/
rootCfg.div = 10;
CLOCK_SetRootClock(kCLOCK_Root_Enet2, &rootCfg);
#if CONFIG_ETH_MCUX_RMII_EXT_CLK
#if CONFIG_ETH_NXP_ENET_RMII_EXT_CLK
/* Set ENET1G_REF_CLK as an input driven by PHY */
IOMUXC_GPR->GPR5 &= ~IOMUXC_GPR_GPR5_ENET1G_REF_CLK_DIR(0x01U);
IOMUXC_GPR->GPR5 |= IOMUXC_GPR_GPR5_ENET1G_TX_CLK_SEL(0x1U);

2
soc/nxp/kinetis/k6x/soc.c
View file

@ -108,7 +108,7 @@ __weak void clock_init(void)
#if CONFIG_ETH_MCUX || CONFIG_ETH_NXP_ENET
CLOCK_SetEnetTime0Clock(TIMESRC_OSCERCLK);
#endif
#if CONFIG_ETH_MCUX_RMII_EXT_CLK
#if CONFIG_ETH_NXP_ENET_RMII_EXT_CLK
CLOCK_SetRmii0Clock(1);
#endif
#if CONFIG_USB_KINETIS || CONFIG_UDC_KINETIS