michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/dts/arm/cc3200_launchxl.fixup

7 lines
340 B
Text
Raw Normal View History

dts: arm: Rename ARM NVIC compatibility Reworking the ARM NVIC binding and cleaning it up. Towards this introduce a new compatibility for this new binding. So we rename arm,armv{6,7}-nvic to arm,v{6,7}-nvic (for new binding). We also just use the bit more generic arm,nvic in device tree files. Change-Id: I5a2c45313ed94619d9268f2c035dacbc8acded29 Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-03-27 11:57:52 -05:00
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_NVIC_E000E100_NUM_IRQ_PRIO_BITS
dts: arm: Add base DTS support for TI CC3200 This patch adds the necessary DTS, YAML, and Makefile changes necessary to generate proper include information for the CC3200. The initial base support includes SRAM, FLASH, and UART devices. Change-Id: I8ef8c24c3915198dbb5cfeb2431aa6dc68267d0e Signed-off-by: Andy Gross <andy.gross@linaro.org>
2017-02-04 21:50:45 -06:00
#define EXCEPTION_UARTA0 TI_CC32XX_UART_4000C000_IRQ_0
dts: arm: Put IRQ priority into the interrupt property Rather than having a zephyr specific property we will encode the IRQ priority as part of the interrupt property for ARM NVIC based interrupt controllers. Change-Id: I7d1489f0bffa7a6369f0622f748bb70dc83fa0cd Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
2017-03-23 13:41:32 -05:00
#define CONFIG_UART_CC32XX_IRQ_PRI TI_CC32XX_UART_4000C000_IRQ_0_PRIORITY
dts: arm: Add base DTS support for TI CC3200 This patch adds the necessary DTS, YAML, and Makefile changes necessary to generate proper include information for the CC3200. The initial base support includes SRAM, FLASH, and UART devices. Change-Id: I8ef8c24c3915198dbb5cfeb2431aa6dc68267d0e Signed-off-by: Andy Gross <andy.gross@linaro.org>
2017-02-04 21:50:45 -06:00
#define UART_CC32XX_BASE_ADDRESS TI_CC32XX_UART_4000C000_BASE_ADDRESS
#define CONFIG_UART_CC32XX_BAUDRATE TI_CC32XX_UART_4000C000_BAUD_RATE
Copy permalink