zephyr/dts/arm/realtek/ec/rts5912.dtsi

/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (c) 2024 Realtek Semiconductor Corporation, SIBG-SD7
 *
 */

#include <arm/armv8-m.dtsi>
#include <zephyr/dt-bindings/clock/rts5912_clock.h>
#include <zephyr/dt-bindings/gpio/realtek-gpio.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-m33f";
			reg = <0>;
			cpu-power-states = <&idle &suspend_to_ram>;
		};

		power-states {
			idle: idle {
				compatible = "zephyr,power-state";
				power-state-name = "suspend-to-idle";
				min-residency-us = <100000>;
			};

			suspend_to_ram: suspend_to_ram {
				compatible = "zephyr,power-state";
				power-state-name = "suspend-to-ram";
				min-residency-us = <250000>;
			};
		};
	};

	flash0: flash@20000400 {
		reg = <0x20000400 0x4FC00>;
	};

	sram0: memory@20050000 {
		compatible = "mmio-sram";
		reg = <0x20050000 0x8000>;
	};

	clocks {
		rc25m: rc25m {
			compatible = "fixed-clock";
			clock-frequency = <25000000>;
			#clock-cells = <0>;
		};

		pll: pll {
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
			#clock-cells = <0>;
		};
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&nvic>;
		ranges;

		sccon: clock-controller@40020000 {
			compatible = "realtek,rts5912-sccon";
			reg = <0x40020000 0xf0>;
			#clock-cells = <2>;
			clocks = <&rc25m>, <&pll>;
			clock-names = "rc25m", "pll";
		};

		slwtmr0: slwtmr0@4000c200 {
			compatible = "realtek,rts5912-slwtimer";
			reg = <0x4000c200 0x10>;
			interrupts = <202 0>;
			clocks = <&sccon RTS5912_SCCON_PERIPH_GRP1 PERIPH_GRP1_SLWTMR0_CLKPWR>;
			clock-names = "slwtmr";
			max-value = <0xFFFFFFFF>;
			clock-frequency = <1000000>;
			prescaler = <0>;
			status = "okay";
		};

		rtmr: rtmr@4000c500 {
			compatible = "realtek,rts5912-rtmr";
			reg = <0x4000c500 0x10>;
			interrupts = <204 0>;
			status = "okay";
		};

		pinctrl: pin-controller@40090000 {
			compatible = "realtek,rts5912-pinctrl";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x40090000 0x300>;
		};
	};

	swj_port: swj-port {
		compatible = "swj-connector";
		pinctrl-0 = <&jtag_tdi_gpio87 &jtag_tdo_gpio88 &jtag_rst_gpio89
			     &jtag_clk_gpio90 &jtag_tms_gpio91>;
		pinctrl-names = "default";
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};

&systick {
	status = "disabled";
};