2019-04-06 09:08:09 -04:00
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
|
2017-10-27 15:43:34 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_BEETLE beetle_clock_control.c)
|
2020-03-31 16:45:26 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_LPC11U6X clock_control_lpc11u6x.c)
|
2017-08-28 14:09:55 -05:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCUX_CCM clock_control_mcux_ccm.c)
|
2020-12-04 10:10:25 +08:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCUX_CCM_REV2 clock_control_mcux_ccm_rev2.c)
|
2019-05-19 23:39:32 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCUX_MCG clock_control_mcux_mcg.c)
|
2019-05-03 09:11:26 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCUX_PCC clock_control_mcux_pcc.c)
|
2019-06-16 22:16:35 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCUX_SCG clock_control_mcux_scg.c)
|
2017-10-27 15:43:34 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCUX_SIM clock_control_mcux_sim.c)
|
2020-08-26 06:36:41 -05:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCUX_SYSCON clock_control_mcux_syscon.c)
|
2020-07-02 15:44:38 +08:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_NPCX clock_control_npcx.c)
|
2020-08-31 10:44:11 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_NRF clock_control_nrf.c)
|
2020-12-14 13:46:35 +01:00
|
|
|
if(CONFIG_CLOCK_CONTROL_NRF_K32SRC_RC_CALIBRATION AND NOT CONFIG_CLOCK_CONTROL_NRF_FORCE_ALT)
|
|
|
|
zephyr_sources(nrf_clock_calibration.c)
|
|
|
|
endif()
|
2018-11-07 10:13:52 -08:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_RV32M1_PCC clock_control_rv32m1_pcc.c)
|
2020-05-23 15:46:29 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_ESP32 clock_control_esp32.c)
|
2020-05-11 13:48:44 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_LITEX clock_control_litex.c)
|
2021-01-15 16:10:46 +01:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_RCAR_CPG_MSSR clock_control_rcar_cpg_mssr.c)
|
2021-07-19 14:14:20 -04:00
|
|
|
zephyr_sources_ifdef(CONFIG_CLOCK_CONTROL_MCHP_XEC clock_control_mchp_xec.c)
|
2017-10-27 15:43:34 +02:00
|
|
|
|
|
|
|
if(CONFIG_CLOCK_CONTROL_STM32_CUBE)
|
2019-04-01 13:24:18 +02:00
|
|
|
if(CONFIG_SOC_SERIES_STM32MP1X)
|
2019-05-28 14:59:07 +02:00
|
|
|
zephyr_sources(clock_stm32_ll_mp1.c)
|
2019-07-01 14:12:48 +02:00
|
|
|
elseif(CONFIG_SOC_SERIES_STM32H7X)
|
|
|
|
zephyr_sources(clock_stm32_ll_h7.c)
|
2019-04-01 13:24:18 +02:00
|
|
|
else()
|
2019-04-11 18:20:15 +02:00
|
|
|
zephyr_sources(clock_stm32_ll_common.c)
|
2019-05-28 14:59:07 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32F0X clock_stm32f0_f3.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32F1X clock_stm32f1.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32F2X clock_stm32f2_f4_f7.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32F3X clock_stm32f0_f3.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32F4X clock_stm32f2_f4_f7.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32F7X clock_stm32f2_f4_f7.c)
|
2019-07-02 11:22:51 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32G0X clock_stm32g0.c)
|
2019-05-28 14:59:07 +02:00
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32L0X clock_stm32l0_l1.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32L1X clock_stm32l0_l1.c)
|
2021-02-02 14:55:24 +01:00
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32L4X clock_stm32l4_l5_wb_wl.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32L5X clock_stm32l4_l5_wb_wl.c)
|
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32WBX clock_stm32l4_l5_wb_wl.c)
|
2019-09-04 09:37:52 +01:00
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32G4X clock_stm32g4.c)
|
2021-02-02 14:55:24 +01:00
|
|
|
zephyr_sources_ifdef(CONFIG_SOC_SERIES_STM32WLX clock_stm32l4_l5_wb_wl.c)
|
2017-10-27 15:43:34 +02:00
|
|
|
endif()
|
2019-04-01 13:24:18 +02:00
|
|
|
endif()
|