2019-03-20 13:04:45 +01:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2019 Nordic Semiconductor ASA
|
|
|
|
* Copyright (c) 2019 Intel Corporation
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Copied from linker.ld */
|
|
|
|
|
|
|
|
/* Non-cached region of RAM */
|
2025-03-28 14:55:31 +01:00
|
|
|
SECTION_DATA_PROLOGUE(_NOCACHE_SECTION_NAME,,)
|
2019-03-20 13:04:45 +01:00
|
|
|
{
|
2021-10-15 17:21:32 +08:00
|
|
|
#if defined(CONFIG_MMU)
|
|
|
|
MMU_ALIGN;
|
|
|
|
#else
|
2019-03-20 13:04:45 +01:00
|
|
|
MPU_ALIGN(_nocache_ram_size);
|
2021-10-15 17:21:32 +08:00
|
|
|
#endif
|
2019-03-20 13:04:45 +01:00
|
|
|
_nocache_ram_start = .;
|
|
|
|
*(.nocache)
|
|
|
|
*(".nocache.*")
|
2022-08-22 11:05:04 -05:00
|
|
|
|
|
|
|
#include <snippets-nocache-section.ld>
|
|
|
|
|
2021-10-15 17:21:32 +08:00
|
|
|
#if defined(CONFIG_MMU)
|
|
|
|
MMU_ALIGN;
|
|
|
|
#else
|
2019-03-20 13:04:45 +01:00
|
|
|
MPU_ALIGN(_nocache_ram_size);
|
2021-10-15 17:21:32 +08:00
|
|
|
#endif
|
2019-03-20 13:04:45 +01:00
|
|
|
_nocache_ram_end = .;
|
2025-03-28 14:55:31 +01:00
|
|
|
} GROUP_DATA_LINK_IN(RAMABLE_REGION, ROMABLE_REGION)
|
2019-03-20 13:04:45 +01:00
|
|
|
_nocache_ram_size = _nocache_ram_end - _nocache_ram_start;
|
2025-03-28 14:55:31 +01:00
|
|
|
_nocache_load_start = LOADADDR(_NOCACHE_SECTION_NAME);
|