michaelh/verilog-6502
1
0
Fork 0
mirror of https://github.com/Arlet/verilog-6502 synced 2025-05-09 21:25:16 +02:00
Code Issues Projects Releases Packages Wiki Activity
19 commits 1 branch 0 tags 53 KiB
Commit graph

5 commits

Author SHA1 Message Date
Arlet Ottens
dff3abaaac fix for bit/logic verilator keywords 2014-10-23 20:33:44 +02:00
Arlet Ottens
74e83fa07f Speed up ALU path 
Move calculation of V and Z flags into next pipeline stage
 2012-10-06 16:21:37 +02:00
Arlet
55c26f780b Fixed verification bugs 2012-08-12 08:30:19 +02:00
Arlet
c305e6d3ef Added support for RDY 2011-05-16 14:31:22 +02:00
Arlet
5fe44f4b7f first commit 2011-05-02 19:04:14 +02:00