Go to file
2023-04-08 09:12:30 +02:00
ALU.v fix for bit/logic verilator keywords 2014-10-23 20:33:44 +02:00
cpu.v Added fix for 1-cycle RDY bug 2016-08-19 20:19:40 +02:00
README.md Update README.md 2023-04-08 09:12:30 +02:00

A Verilog HDL version of the old MOS 6502 CPU.

Note: the 6502 core assumes a synchronous memory. This means that valid data (DI) is expected on the cycle after valid address. This allows direct connection to (Xilinx) block RAMs. When using asynchronous memory, I suggest registering the address/control lines for glitchless output signals.

Have fun.