f765e2300d
Add sam4e gmac pin definitions to use ethernet driver. Signed-off-by: Gerson Fernando Budke <nandojve@gmail.com>
115 lines
4.2 KiB
C
115 lines
4.2 KiB
C
/*
|
|
* Copyright (c) 2020 Vincent van der Locht
|
|
* Copyright (c) 2019 Gerson Fernando Budke
|
|
* Copyright (c) 2017 Justin Watson
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/** @file
|
|
* @brief Atmel SAM4E MCU pin definitions.
|
|
*
|
|
* This file contains pin configuration data required by different MCU
|
|
* modules to correctly configure GPIO controller.
|
|
*/
|
|
|
|
#ifndef _ATMEL_SAM4E_SOC_PINMAP_H_
|
|
#define _ATMEL_SAM4E_SOC_PINMAP_H_
|
|
|
|
#include <soc.h>
|
|
|
|
/* Universal Asynchronous Receiver Transmitter (UART) */
|
|
|
|
#define PIN_UART0_RXD {PIO_PA9A_URXD0, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#define PIN_UART0_TXD {PIO_PA10A_UTXD0, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
|
|
#define PINS_UART0 {PIN_UART0_RXD, PIN_UART0_TXD}
|
|
|
|
#define PIN_UART1_RXD {PIO_PA5C_URXD1, PIOA, ID_PIOA, SOC_GPIO_FUNC_C}
|
|
#define PIN_UART1_TXD {PIO_PA6C_UTXD1, PIOA, ID_PIOA, SOC_GPIO_FUNC_C}
|
|
|
|
#define PINS_UART1 {PIN_UART1_RXD, PIN_UART1_TXD}
|
|
|
|
/* Universal Synchronous Asynchronous Receiver Transmitter (USART) */
|
|
|
|
#define PIN_USART0_RXD {PIO_PB0C_RXD0, PIOB, ID_PIOB, SOC_GPIO_FUNC_C}
|
|
#define PIN_USART0_TXD {PIO_PB1C_TXD0, PIOB, ID_PIOB, SOC_GPIO_FUNC_C}
|
|
#define PIN_USART0_CTS {PIO_PB2C_CTS0, PIOB, ID_PIOB, SOC_GPIO_FUNC_C}
|
|
#define PIN_USART0_RTS {PIO_PB3C_RTS0, PIOB, ID_PIOB, SOC_GPIO_FUNC_C}
|
|
#define PIN_USART0_SCK {PIO_PB13C_SCK0, PIOB, ID_PIOB, SOC_GPIO_FUNC_C}
|
|
|
|
#define PINS_USART0 {PIN_USART0_RXD, PIN_USART0_TXD, PIN_USART0_CTS, \
|
|
PIN_USART0_RTS, PIN_USART0_SCK}
|
|
|
|
#define PIN_USART1_RXD {PIO_PA21A_RXD1, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#define PIN_USART1_TXD {PIO_PA22A_TXD1, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#define PIN_USART1_CTS {PIO_PA25A_CTS1, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#define PIN_USART1_RTS {PIO_PA24A_RTS1, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#define PIN_USART1_SCK {PIO_PA23A_SCK1, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
|
|
#define PINS_USART1 {PIN_USART1_RXD, PIN_USART1_TXD, PIN_USART1_CTS, \
|
|
PIN_USART1_RTS, PIN_USART1_SCK}
|
|
|
|
/* Two-wire Interface (TWI) */
|
|
|
|
#define PIN_TWI0_TWCK {PIO_PA4A_TWCK0, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#define PIN_TWI0_TWD {PIO_PA3A_TWD0, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
|
|
#define PINS_TWI0 {PIN_TWI0_TWCK, PIN_TWI0_TWD}
|
|
|
|
#define PIN_TWI1_TWCK {PIO_PB5A_TWCK1, PIOB, ID_PIOB, SOC_GPIO_FUNC_A}
|
|
#define PIN_TWI1_TWD {PIO_PB4A_TWD1, PIOB, ID_PIOB, SOC_GPIO_FUNC_A}
|
|
|
|
#define PINS_TWI1 {PIN_TWI1_TWCK, PIN_TWI1_TWD}
|
|
|
|
/* Serial Peripheral Interface (SPI) */
|
|
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS0_PA11
|
|
#define PIN_SPI0_CS0 {PIO_PA11A_NPCS0, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS1_PA9
|
|
#define PIN_SPI0_CS1 {PIO_PA9B_NPCS1, PIOA, ID_PIOA, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS1_PA31
|
|
#define PIN_SPI0_CS1 {PIO_PA31A_NPCS1, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS1_PB14
|
|
#define PIN_SPI0_CS1 {PIO_PB14A_NPCS1, PIOB, ID_PIOB, SOC_GPIO_FUNC_A}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS1_PC4
|
|
#define PIN_SPI0_CS1 {PIO_PC4B_NPCS1, PIOC, ID_PIOC, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS2_PA10
|
|
#define PIN_SPI0_CS2 {PIO_PA10B_NPCS2, PIOA, ID_PIOA, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS2_PA30
|
|
#define PIN_SPI0_CS2 {PIO_PA30B_NPCS2, PIOA, ID_PIOA, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS2_PB2
|
|
#define PIN_SPI0_CS2 {PIO_PB2B_NPCS2, PIOB, ID_PIOB, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS3_PA3
|
|
#define PIN_SPI0_CS3 {PIO_PA3B_NPCS3, PIOA, ID_PIOA, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS3_PA5
|
|
#define PIN_SPI0_CS3 {PIO_PA5B_NPCS3, PIOA, ID_PIOA, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
#ifdef CONFIG_SPI_SAM_PORT_0_PIN_CS3_PA22
|
|
#define PIN_SPI0_CS3 {PIO_PA22B_NPCS3, PIOA, ID_PIOA, SOC_GPIO_FUNC_B}
|
|
#endif
|
|
|
|
#define PINS_SPI0_MASK \
|
|
(PIO_PA12A_MISO | PIO_PA13A_MOSI | PIO_PA14A_SPCK)
|
|
#define PINS_SPI0 {PINS_SPI0_MASK, PIOA, ID_PIOA, SOC_GPIO_FUNC_A}
|
|
|
|
/* Ethernet MAC (GMAC) */
|
|
|
|
#define PINS_GMAC_MASK (PIO_PD0A_GTXCK | PIO_PD1A_GTXEN | \
|
|
PIO_PD2A_GTX0 | PIO_PD3A_GTX1 | PIO_PD15A_GTX2 | \
|
|
PIO_PD16A_GTX3 | PIO_PD4A_GRXDV | PIO_PD7A_GRXER | \
|
|
PIO_PD14A_GRXCK | PIO_PD5A_GRX0 | PIO_PD6A_GRX1 | \
|
|
PIO_PD11A_GRX2 | PIO_PD12A_GRX3 | PIO_PD13A_GCOL | \
|
|
PIO_PD10A_GCRS | PIO_PD8A_GMDC | PIO_PD9A_GMDIO)
|
|
#define PIN_GMAC_SET1 {PINS_GMAC_MASK, PIOD, ID_PIOD, SOC_GPIO_FUNC_A}
|
|
#define PINS_GMAC0 {PIN_GMAC_SET1}
|
|
|
|
#endif /* _ATMEL_SAM4E_SOC_PINMAP_H_ */
|